Home
last modified time | relevance | path

Searched refs:findRegisterDefOperandIdx (Results 1 – 15 of 15) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DMachineCombiner.cpp200 int DefIdx = DefInstr->findRegisterDefOperandIdx(MO.getReg()); in getDepth()
209 DefInstr, DefInstr->findRegisterDefOperandIdx(MO.getReg()), in getDepth()
253 NewRoot, NewRoot->findRegisterDefOperandIdx(MO.getReg()), UseMO, in getLatency()
DEarlyIfConversion.cpp598 int TIdx = TDef->findRegisterDefOperandIdx(TReg); in hasSameValue()
599 int FIdx = FDef->findRegisterDefOperandIdx(FReg); in hasSameValue()
DAggressiveAntiDepBreaker.cpp698 int Idx = UseMI->findRegisterDefOperandIdx(NewReg, false, true, TRI); in FindSuitableFreeRegisters()
DModuloSchedule.cpp1663 assert(Def->findRegisterDefOperandIdx(MI.getOperand(1).getReg()) != -1); in moveStageBetweenBlocks()
1889 unsigned OpIdx = MI->findRegisterDefOperandIdx(Reg); in getEquivalentRegisterIn()
DTwoAddressInstructionPass.cpp1246 unsigned NewDstIdx = NewMIs[1]->findRegisterDefOperandIdx(regA); in tryInstructionTransform()
DMachineInstr.cpp1041 MachineInstr::findRegisterDefOperandIdx(Register Reg, bool isDead, bool Overlap, in findRegisterDefOperandIdx() function in MachineInstr
DRegisterCoalescer.cpp861 int DefIdx = DefMI->findRegisterDefOperandIdx(IntA.reg()); in removeCopyByCommutingDef()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
DMachineInstr.h1400 return findRegisterDefOperandIdx(Reg, false, false, TRI) != -1;
1408 return findRegisterDefOperandIdx(Reg, false, true, TRI) != -1;
1416 return findRegisterDefOperandIdx(Reg, true, false, TRI) != -1;
1450 int findRegisterDefOperandIdx(Register Reg,
1460 int Idx = findRegisterDefOperandIdx(Reg, isDead, Overlap, TRI);
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
DAArch64PostSelectOptimize.cpp144 int DeadNZCVIdx = II.findRegisterDefOperandIdx(AArch64::NZCV); in optimizeNZCVDefs()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
DAArch64InstrInfo.cpp559 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) == -1) in canFoldIntoCSel()
587 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) == -1) in canFoldIntoCSel()
1446 int DeadNZCVIdx = CmpInstr.findRegisterDefOperandIdx(AArch64::NZCV, true); in optimizeCompareInstr()
1780 if (MI.findRegisterDefOperandIdx(AArch64::NZCV, true) != -1) in canCmpInstrBeRemoved()
4643 int Cmp_NZCV = Root.findRegisterDefOperandIdx(AArch64::NZCV, true); in getMaddPatterns()
6245 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) != -1) in optimizeCondBranch()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/
DARMLowOverheadLoops.cpp88 return MI->findRegisterDefOperandIdx(ARM::VPR) != -1; in isVectorPredicate()
DARMBaseInstrInfo.cpp1695 int ImpDefIdx = MI.findRegisterDefOperandIdx(DstRegD); in expandPostRAPseudo()
4098 Idx = II->findRegisterDefOperandIdx(Reg, false, true, TRI); in getBundledDefMI()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
DR600InstrInfo.cpp212 return MI.findRegisterDefOperandIdx(R600::AR_X, false, false, &RI) != -1; in definesAddressRegister()
DSIInstrInfo.cpp6189 if (CandI.findRegisterDefOperandIdx(AMDGPU::SCC, false, false, &RI) != in lowerSelect()
6871 if (MI.findRegisterDefOperandIdx(AMDGPU::SCC, false, false, &RI) != -1) in addSCCDefUsersToVALUWorklist()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
DHexagonInstrInfo.cpp4233 int Idx = DefMI.findRegisterDefOperandIdx(*SR, false, false, &HRI); in getOperandLatency()