Home
last modified time | relevance | path

Searched refs:cacheline (Results 1 – 9 of 9) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/openmp/runtime/src/
Dkmp_wait_release.h531 void *cacheline = (void *)(kmp_uintptr_t(spin) & ~(CACHE_LINE - 1)); in __kmp_mwait_template() local
545 __kmp_umonitor(cacheline); in __kmp_mwait_template()
549 __kmp_mm_monitor(cacheline, 0, 0); in __kmp_mwait_template()
Dkmp.h1388 static inline void __kmp_umonitor(void *cacheline) { in __kmp_umonitor() argument
1392 : "a"(cacheline) in __kmp_umonitor()
1395 _umonitor(cacheline); in __kmp_umonitor()
1424 __kmp_mm_monitor(void *cacheline, unsigned extensions, unsigned hints) { in __kmp_mm_monitor() argument
1425 _mm_monitor(cacheline, extensions, hints); in __kmp_mm_monitor()
/freebsd-12-stable/sys/arm/conf/
DDOCKSTAR92 options USB_HOST_ALIGN=32 # Align DMA to cacheline
DDREAMPLUG-100196 options USB_HOST_ALIGN=32 # Align DMA to cacheline
/freebsd-12-stable/sys/dev/ti/
Dif_ti.c2036 uint32_t cacheline; in ti_chipinit() local
2104 cacheline = CSR_READ_4(sc, TI_PCI_BIST) & 0xFF; in ti_chipinit()
2113 switch (cacheline) { in ti_chipinit()
2126 cacheline); in ti_chipinit()
/freebsd-12-stable/sys/dev/aic7xxx/
Daic7xxx.seq758 * We fetch a "cacheline aligned" and sized amount of data
762 * cacheline size is unknown.
799 * If the ending address is on a cacheline boundary,
Daic7xxx.reg1304 * Partial transfer past cacheline end to be
Daic79xx.seq1523 * We fetch a "cacheline aligned" and sized amount of data
1527 * cacheline size is unknown.
/freebsd-12-stable/contrib/jemalloc/
DChangeLog1102 "arenas.cacheline", "arenas.subpage", "arenas.[tqcs]space_{min,max}", and