Searched refs:VVT (Results 1 – 10 of 10) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/utils/TableGen/ |
| D | CodeGenDAGPatterns.cpp | 70 for (const ValueTypeByHwMode &VVT : VTList) { in TypeSetByHwMode() local
71 insert(VVT); in TypeSetByHwMode()
72 AddrSpaces.push_back(VVT.PtrAddrSpace); in TypeSetByHwMode()
89 ValueTypeByHwMode VVT; in getValueTypeByHwMode() local
94 VVT.getOrCreateTypeForMode(I.first, T); in getValueTypeByHwMode()
96 VVT.PtrAddrSpace = *ASI++; in getValueTypeByHwMode()
98 return VVT; in getValueTypeByHwMode()
108 bool TypeSetByHwMode::insert(const ValueTypeByHwMode &VVT) { in insert() argument
113 for (const auto &P : VVT) { in insert()
128 if (!VVT.hasMode(I.first)) in insert()
[all …]
|
| D | IntrinsicEmitter.cpp | 378 MVT VVT = VT; in EncodeFixedType() local
379 if (VVT.isScalableVector()) in EncodeFixedType()
381 switch (VVT.getVectorMinNumElements()) { in EncodeFixedType()
396 return EncodeFixedValueType(VVT.getVectorElementType().SimpleTy, Sig); in EncodeFixedType()
|
| D | FastISelEmitter.cpp | 173 ValueTypeByHwMode VVT = TP->getTree(0)->getType(0); in emitImmediatePredicate() local
174 assert(VVT.isSimple() && in emitImmediatePredicate()
176 OS << "VT == " << getEnumName(VVT.getSimple().SimpleTy) << " && "; in emitImmediatePredicate()
|
| D | DAGISelMatcherGen.cpp | 35 const ValueTypeByHwMode &VVT = RC.getValueTypeNum(0); in getRegisterValueType() local
36 if (VVT.isSimple()) in getRegisterValueType()
37 VT = VVT.getSimple().SimpleTy; in getRegisterValueType()
|
| D | CodeGenDAGPatterns.h | 236 bool insert(const ValueTypeByHwMode &VVT);
309 const ValueTypeByHwMode &VVT);
410 ValueTypeByHwMode VVT; member
|
| D | RegisterInfoEmitter.cpp | 1242 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc() local
1243 S.push_back(VVT.get(M).SimpleTy); in runTargetDesc()
1292 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc() local
1293 VTs.push_back(VVT.get(M).SimpleTy); in runTargetDesc()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 1879 EVT VVT = SubOp.getNode()->getValueType(0); in LowerCONCAT_VECTORS() local
1880 EVT EltVT = VVT.getVectorElementType(); in LowerCONCAT_VECTORS()
1881 unsigned NumSubElem = VVT.getVectorNumElements(); in LowerCONCAT_VECTORS()
|
| /freebsd-12-stable/contrib/llvm-project/clang/lib/CodeGen/ |
| D | CGExprScalar.cpp | 1837 llvm::VectorType *VVT = dyn_cast<llvm::VectorType>(Init->getType()); in VisitInitListExpr() local
1842 if (!VVT) { in VisitInitListExpr()
1885 unsigned InitElts = cast<llvm::FixedVectorType>(VVT)->getNumElements(); in VisitInitListExpr()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 17563 SDValue VVT = DAG.getNode(ARMISD::VECTOR_REG_CAST, DL, VT, V); in PerformMVEExtCombine() local
17565 ? DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, VVT, in PerformMVEExtCombine()
17567 : DAG.getZeroExtendInReg(VVT, DL, ExtVT); in PerformMVEExtCombine()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 8954 MVT VVT = MVT::getVectorVT(VT.getScalarType(), NumElm); in lowerBuildVectorAsBroadcast() local
8961 X86ISD::SUBV_BROADCAST_LOAD, dl, Tys, Ops, VVT, MPI, Alignment, in lowerBuildVectorAsBroadcast()
|