Searched refs:VALIGN (Results 1 – 8 of 8) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.h | 84 VALIGN, // Align two vectors (in Op0, Op1) to one that would have enumerator
|
| D | HexagonISelLowering.cpp | 1906 case HexagonISD::VALIGN: return "HexagonISD::VALIGN"; in getTargetNodeName()
3063 SDValue Aligned = DAG.getNode(HexagonISD::VALIGN, dl, LoadTy, in LowerUnalignedLoad()
|
| D | HexagonISelDAGToDAG.cpp | 899 case HexagonISD::VALIGN: return SelectVAlign(N); in Select()
|
| D | HexagonPatterns.td | 110 def HexagonVALIGN: SDNode<"HexagonISD::VALIGN", SDTVecVecIntOp>;
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 444 VALIGN, enumerator
|
| D | X86InstrFragmentsSIMD.td | 383 def X86VAlign : SDNode<"X86ISD::VALIGN", SDTShuff3OpI>;
|
| D | X86SchedSkylakeServer.td | 1684 def: InstRW<[SKXWriteResGroup136], (instregex "VALIGN(D|Q)Z128rm(b?)i",
|
| D | X86ISelLowering.cpp | 4864 case X86ISD::VALIGN: in isTargetShuffle()
7055 case X86ISD::VALIGN: in getTargetShuffleMask()
12785 return DAG.getNode(X86ISD::VALIGN, DL, VT, Lo, Hi, in lowerShuffleAsVALIGN()
31646 NODE_NAME_CASE(VALIGN) in getTargetNodeName()
35595 Shuffle = X86ISD::VALIGN; in matchBinaryPermuteShuffle()
51282 case X86ISD::VALIGN: in PerformDAGCombine()
|