Home
last modified time | relevance | path

Searched refs:V1 (Results 1 – 25 of 212) sorted by relevance

123456789

/freebsd-12-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Core/
DBasicValueFactory.cpp251 const llvm::APSInt& V1, const llvm::APSInt& V2) { in evalAPSInt() argument
257 return &getValue( V1 * V2 ); in evalAPSInt()
262 return &getValue( V1 / V2 ); in evalAPSInt()
267 return &getValue( V1 % V2 ); in evalAPSInt()
270 return &getValue( V1 + V2 ); in evalAPSInt()
273 return &getValue( V1 - V2 ); in evalAPSInt()
284 if (Amt >= V1.getBitWidth()) in evalAPSInt()
288 if (V1.isSigned() && V1.isNegative()) in evalAPSInt()
291 if (V1.isSigned() && Amt > V1.countLeadingZeros()) in evalAPSInt()
295 return &getValue( V1.operator<<( (unsigned) Amt )); in evalAPSInt()
[all …]
/freebsd-12-stable/contrib/gcc/config/arm/
Dcirrus.md38 "cfadd64%?\\t%V0, %V1, %V2"
48 "cfadd32%?\\t%V0, %V1, %V2"
58 "cfadds%?\\t%V0, %V1, %V2"
68 "cfaddd%?\\t%V0, %V1, %V2"
78 "cfsub64%?\\t%V0, %V1, %V2"
88 "cfsub32%?\\t%V0, %V1, %V2"
98 "cfsubs%?\\t%V0, %V1, %V2"
108 "cfsubd%?\\t%V0, %V1, %V2"
118 "cfmul32%?\\t%V0, %V1, %V2"
128 "cfmul64%?\\t%V0, %V1, %V2"
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
DSystemZInstrFormats.td1018 bits<5> V1;
1023 let Inst{39-36} = V1{3-0};
1027 let Inst{11} = V1{4};
1037 bits<5> V1;
1043 let Inst{39-36} = V1{3-0};
1048 let Inst{11} = V1{4};
1058 bits<5> V1;
1064 let Inst{39-36} = V1{3-0};
1068 let Inst{11} = V1{4};
1079 bits<5> V1;
[all …]
/freebsd-12-stable/sys/gnu/dts/arm64/marvell/
Darmada-3720-db.dts72 /* Gigabit module on CON19(V2.0)/CON21(V1.4) */
81 /* Gigabit module on CON18(V2.0)/CON20(V1.4) */
129 /* CON15(V2.0)/CON17(V1.4) : PCIe / CON15(V2.0)/CON12(V1.4) :mini-PCIe */
148 /* SD slot module on CON14(V2.0)/CON15(V1.4) */
192 * Exported on the micro USB connector CON30(V2.0)/CON32(V1.4) through
193 * an FTDI (also on CON24(V2.0)/CON26(V1.4)).
201 /* CON26(V2.0)/CON28(V1.4) */
208 /* CON27(V2.0)/CON29(V1.4) */
213 /* CON29(V2.0)/CON31(V1.4) */
/freebsd-12-stable/contrib/llvm-project/clang/lib/CodeGen/
DCGValue.h47 llvm::PointerIntPair<llvm::Value *, 2, Flavor> V1; variable
52 bool isScalar() const { return V1.getInt() == Scalar; } in isScalar()
53 bool isComplex() const { return V1.getInt() == Complex; } in isComplex()
54 bool isAggregate() const { return V1.getInt() == Aggregate; } in isAggregate()
61 return V1.getPointer(); in getScalarVal()
67 return std::make_pair(V1.getPointer(), V2.getPointer()); in getComplexVal()
74 return Address(V1.getPointer(), CharUnits::fromQuantity(align)); in getAggregateAddress()
78 return V1.getPointer(); in getAggregatePointer()
88 ER.V1.setPointer(V); in get()
89 ER.V1.setInt(Scalar); in get()
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Support/
DFileUtilities.cpp92 double V1 = 0.0, V2 = 0.0; in CompareNumbers() local
110 V1 = strtod(F1P, const_cast<char**>(&F1NumEnd)); in CompareNumbers()
119 V1 = strtod(&StrTmp[0], const_cast<char**>(&F1NumEnd)); in CompareNumbers()
146 if (AbsTolerance < std::abs(V1-V2)) { in CompareNumbers()
150 Diff = std::abs(V1/V2 - 1.0); in CompareNumbers()
151 else if (V1) in CompareNumbers()
152 Diff = std::abs(V2/V1 - 1.0); in CompareNumbers()
158 << "Compared: " << V1 << " and " << V2 << '\n' in CompareNumbers()
159 << "abs. diff = " << std::abs(V1-V2) << " rel.diff = " << Diff << '\n' in CompareNumbers()
Dxxhash.cpp80 uint64_t V1 = Seed + PRIME64_1 + PRIME64_2; in xxHash64() local
86 V1 = round(V1, endian::read64le(P)); in xxHash64()
96 H64 = rotl64(V1, 1) + rotl64(V2, 7) + rotl64(V3, 12) + rotl64(V4, 18); in xxHash64()
97 H64 = mergeRound(H64, V1); in xxHash64()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/ADT/
DAPSInt.h334 inline bool operator==(int64_t V1, const APSInt &V2) { return V2 == V1; }
335 inline bool operator!=(int64_t V1, const APSInt &V2) { return V2 != V1; }
336 inline bool operator<=(int64_t V1, const APSInt &V2) { return V2 >= V1; }
337 inline bool operator>=(int64_t V1, const APSInt &V2) { return V2 <= V1; }
338 inline bool operator<(int64_t V1, const APSInt &V2) { return V2 > V1; }
339 inline bool operator>(int64_t V1, const APSInt &V2) { return V2 < V1; }
DEquivalenceClasses.h217 member_iterator unionSets(const ElemTy &V1, const ElemTy &V2) { in unionSets() argument
218 iterator V1I = insert(V1), V2I = insert(V2); in unionSets()
243 bool isEquivalent(const ElemTy &V1, const ElemTy &V2) const { in isEquivalent() argument
245 if (V1 == V2) in isEquivalent()
247 auto It = findLeader(V1); in isEquivalent()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/IR/
DInstrTypes.h231 static BinaryOperator *Create##OPC(Value *V1, Value *V2, \
233 return Create(Instruction::OPC, V1, V2, Name);\
237 static BinaryOperator *Create##OPC(Value *V1, Value *V2, \
239 return Create(Instruction::OPC, V1, V2, Name, BB);\
243 static BinaryOperator *Create##OPC(Value *V1, Value *V2, \
245 return Create(Instruction::OPC, V1, V2, Name, I);\
250 CreateWithCopiedFlags(BinaryOps Opc, Value *V1, Value *V2, Instruction *CopyO,
253 BinaryOperator *BO = Create(Opc, V1, V2, Name, InsertBefore);
258 static BinaryOperator *CreateFAddFMF(Value *V1, Value *V2,
261 return CreateWithCopiedFlags(Instruction::FAdd, V1, V2, FMFSource, Name);
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/IR/
DConstantFold.cpp530 Constant *V1, Constant *V2) { in ConstantFoldSelectInstruction() argument
533 if (Cond->isAllOnesValue()) return V1; in ConstantFoldSelectInstruction()
542 Constant *V1Element = ConstantExpr::getExtractElement(V1, in ConstantFoldSelectInstruction()
566 return PoisonValue::get(V1->getType()); in ConstantFoldSelectInstruction()
569 if (isa<UndefValue>(V1)) return V1; in ConstantFoldSelectInstruction()
573 if (V1 == V2) return V1; in ConstantFoldSelectInstruction()
575 if (isa<PoisonValue>(V1)) in ConstantFoldSelectInstruction()
578 return V1; in ConstantFoldSelectInstruction()
601 if (isa<UndefValue>(V1) && NotPoison(V2)) return V2; in ConstantFoldSelectInstruction()
602 if (isa<UndefValue>(V2) && NotPoison(V1)) return V1; in ConstantFoldSelectInstruction()
[all …]
DConstantFold.h36 Constant *V1, Constant *V2);
40 Constant *ConstantFoldShuffleVectorInstruction(Constant *V1, Constant *V2,
47 Constant *ConstantFoldBinaryInstruction(unsigned Opcode, Constant *V1,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
DBitTracker.cpp440 const BitValue &V1 = A1[I]; in eADD() local
442 if (!V1.num() || !V2.num()) in eADD()
444 unsigned S = bool(V1) + bool(V2) + Carry; in eADD()
449 const BitValue &V1 = A1[I]; in eADD() local
453 if (V1.is(Carry)) in eADD()
456 Res[I] = BitValue::ref(V1); in eADD()
473 const BitValue &V1 = A1[I]; in eSUB() local
475 if (!V1.num() || !V2.num()) in eSUB()
477 unsigned S = bool(V1) - bool(V2) - Borrow; in eSUB()
482 const BitValue &V1 = A1[I]; in eSUB() local
[all …]
/freebsd-12-stable/sys/gnu/dts/arm/
Dtegra30-colibri.dtsi6 * Compatible for Revisions V1.1B, V1.1C, V1.1D, V1.1E, V1.1F; IT: V1.1A, V1.1B
756 regulator-name = "+V1.35_VDDIO_DDR";
765 regulator-name = "+V1.0_VDD_CPU";
772 regulator-name = "+V1.8";
782 * +V3.3_AUDIO_AVDD_S, +V3.3 and +V1.8_VDD_LAN
795 regulator-name = "+V1.2_VDD_RTC";
813 * +V1.05_AVDD_PLLE: avdd_plle should be 1.05V
818 regulator-name = "+V1.05_AVDD_PLLE";
824 regulator-name = "+V1.2_AVDD_PLL";
831 regulator-name = "+V1.0_VDD_DDR_HS";
[all …]
Dtegra30-apalis-v1.1.dtsi6 * Compatible for Revisions 1GB: V1.1A, V1.1B; 1GB IT: V1.1A, V1.1B;
7 * 2GB: V1.1A, V1.1B
888 regulator-name = "+V1.35_VDDIO_DDR";
895 regulator-name = "+V1.05";
901 regulator-name = "+V1.0_VDD_CPU";
908 regulator-name = "+V1.8";
938 regulator-name = "+V1.2_CSI";
944 regulator-name = "+V1.2_VDD_RTC";
962 * +V1.05_AVDD_PLLE: avdd_plle should be 1.05V
967 regulator-name = "+V1.05_AVDD_PLLE";
[all …]
Dtegra30-apalis.dtsi6 * Compatible for Revisions 1GB: V1.0A; 2GB: V1.0B, V1.0C, V1.0E
879 regulator-name = "+V1.35_VDDIO_DDR";
886 regulator-name = "+V1.05";
892 regulator-name = "+V1.0_VDD_CPU";
899 regulator-name = "+V1.8";
920 regulator-name = "+V1.2_CSI";
926 regulator-name = "+V1.2_VDD_RTC";
944 * +V1.05_AVDD_PLLE: avdd_plle should be 1.05V
949 regulator-name = "+V1.05_AVDD_PLLE";
955 regulator-name = "+V1.2_AVDD_PLL";
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/ObjCARC/
DProvenanceAnalysisEvaluator.cpp71 for (Value *V1 : Values) { in runOnFunction()
72 StringRef NameV1 = getName(V1); in runOnFunction()
78 if (PA.related(V1, V2)) in runOnFunction()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
DMipsMachineFunction.cpp77 Register V1 = RegInfo.createVirtualRegister(RC); in initGlobalBaseReg() local
89 BuildMI(MBB, I, DL, TII.get(Mips::DADDu), V1).addReg(V0) in initGlobalBaseReg()
91 BuildMI(MBB, I, DL, TII.get(Mips::DADDiu), GlobalBaseReg).addReg(V1) in initGlobalBaseReg()
118 BuildMI(MBB, I, DL, TII.get(Mips::ADDu), V1).addReg(V0).addReg(Mips::T9); in initGlobalBaseReg()
119 BuildMI(MBB, I, DL, TII.get(Mips::ADDiu), GlobalBaseReg).addReg(V1) in initGlobalBaseReg()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.cpp3896 static SDValue getMOVL(SelectionDAG &DAG, const SDLoc &dl, MVT VT, SDValue V1, in getMOVL() argument
3903 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getMOVL()
6307 static SDValue concatSubVectors(SDValue V1, SDValue V2, SelectionDAG &DAG, in concatSubVectors() argument
6309 assert(V1.getValueType() == V2.getValueType() && "subvector type mismatch"); in concatSubVectors()
6310 EVT SubVT = V1.getValueType(); in concatSubVectors()
6315 SDValue V = insertSubVector(DAG.getUNDEF(VT), V1, 0, DAG, dl, SubVectorWidth); in concatSubVectors()
6450 SDValue V1, SDValue V2) { in getUnpackl() argument
6453 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getUnpackl()
6458 SDValue V1, SDValue V2) { in getUnpackh() argument
6461 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getUnpackh()
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
DVectorCombine.cpp419 Value *V0 = Ext0->getVectorOperand(), *V1 = Ext1->getVectorOperand(); in foldExtExtCmp() local
420 Value *VecCmp = Builder.CreateCmp(Pred, V0, V1); in foldExtExtCmp()
437 Value *V0 = Ext0->getVectorOperand(), *V1 = Ext1->getVectorOperand(); in foldExtExtBinop() local
439 Builder.CreateBinOp(cast<BinaryOperator>(&I)->getOpcode(), V0, V1); in foldExtExtBinop()
463 Value *V0, *V1; in foldExtractExtract() local
466 !match(I1, m_ExtractElt(m_Value(V1), m_ConstantInt(C1))) || in foldExtractExtract()
467 V0->getType() != V1->getType()) in foldExtractExtract()
588 Value *V0 = nullptr, *V1 = nullptr; in scalarizeBinopOrCmp() local
594 if (!match(Ins1, m_InsertElt(m_Constant(VecC1), m_Value(V1), in scalarizeBinopOrCmp()
600 bool IsConst1 = !V1; in scalarizeBinopOrCmp()
[all …]
/freebsd-12-stable/contrib/llvm-project/clang/lib/Headers/
Davxintrin.h1219 #define _mm256_permute2f128_pd(V1, V2, M) \ argument
1220 (__m256d)__builtin_ia32_vperm2f128_pd256((__v4df)(__m256d)(V1), \
1260 #define _mm256_permute2f128_ps(V1, V2, M) \ argument
1261 (__m256)__builtin_ia32_vperm2f128_ps256((__v8sf)(__m256)(V1), \
1300 #define _mm256_permute2f128_si256(V1, V2, M) \ argument
1301 (__m256i)__builtin_ia32_vperm2f128_si256((__v8si)(__m256i)(V1), \
1329 #define _mm256_blend_pd(V1, V2, M) \ argument
1330 (__m256d)__builtin_ia32_blendpd256((__v4df)(__m256d)(V1), \
1357 #define _mm256_blend_ps(V1, V2, M) \ argument
1358 (__m256)__builtin_ia32_blendps256((__v8sf)(__m256)(V1), \
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Utils/
DCodeMoverUtils.cpp91 static bool isEquivalent(const Value &V1, const Value &V2);
92 static bool isInverse(const Value &V1, const Value &V2);
208 bool ControlConditions::isEquivalent(const Value &V1, const Value &V2) { in isEquivalent() argument
209 return &V1 == &V2; in isEquivalent()
212 bool ControlConditions::isInverse(const Value &V1, const Value &V2) { in isInverse() argument
213 if (const CmpInst *Cmp1 = dyn_cast<CmpInst>(&V1)) in isInverse()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Analysis/
DBasicAliasAnalysis.cpp1452 AliasResult BasicAAResult::aliasCheck(const Value *V1, LocationSize V1Size, in aliasCheck() argument
1461 V1 = V1->stripPointerCastsForAliasAnalysis(); in aliasCheck()
1466 if (isa<UndefValue>(V1) || isa<UndefValue>(V2)) in aliasCheck()
1475 if (isValueEqualInPotentialCycles(V1, V2)) in aliasCheck()
1478 if (!V1->getType()->isPointerTy() || !V2->getType()->isPointerTy()) in aliasCheck()
1482 const Value *O1 = getUnderlyingObject(V1, MaxLookupSearchDepth); in aliasCheck()
1531 O2, getMinimalExtentFrom(*V1, V1Size, DL, NullIsValidLocation), DL, in aliasCheck()
1559 AAQueryInfo::LocPair Locs({V1, V1Size}, {V2, V2Size}); in aliasCheck()
1560 const bool Swapped = V1 > V2; in aliasCheck()
1581 aliasCheckRecursive(V1, V1Size, V2, V2Size, AAQI, O1, O2); in aliasCheck()
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/Analysis/
DAliasAnalysis.h497 AliasResult alias(const Value *V1, LocationSize V1Size, const Value *V2,
499 return alias(MemoryLocation(V1, V1Size), MemoryLocation(V2, V2Size));
503 AliasResult alias(const Value *V1, const Value *V2) {
504 return alias(MemoryLocation::getBeforeOrAfter(V1),
515 bool isNoAlias(const Value *V1, LocationSize V1Size, const Value *V2,
517 return isNoAlias(MemoryLocation(V1, V1Size), MemoryLocation(V2, V2Size));
521 bool isNoAlias(const Value *V1, const Value *V2) {
522 return isNoAlias(MemoryLocation::getBeforeOrAfter(V1),
533 bool isMustAlias(const Value *V1, const Value *V2) {
534 return alias(V1, LocationSize::precise(1), V2, LocationSize::precise(1)) ==
[all …]
/freebsd-12-stable/contrib/file/magic/Magdir/
Dpwsafe11 # V1 https://passwordsafe.svn.sourceforge.net/viewvc/passwordsafe/trunk/pwsafe/pwsafe/docs/notes.txt
12 # V2 and V1 have no easy identifier that I can find

123456789