| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| D | LanaiTargetTransformInfo.h | 102 case ISD::UREM:
|
| D | LanaiISelLowering.cpp | 111 setOperationAction(ISD::UREM, MVT::i32, Expand); in LanaiTargetLowering()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMTargetTransformInfo.cpp | 1284 { ISD::UREM, MVT::v1i64, 1 * FunctionCallDivCost}, in getArithmeticInstrCost()
1288 { ISD::UREM, MVT::v2i32, 2 * FunctionCallDivCost}, in getArithmeticInstrCost()
1292 { ISD::UREM, MVT::v4i16, 4 * FunctionCallDivCost}, in getArithmeticInstrCost()
1296 { ISD::UREM, MVT::v8i8, 8 * FunctionCallDivCost}, in getArithmeticInstrCost()
1301 { ISD::UREM, MVT::v2i64, 2 * FunctionCallDivCost}, in getArithmeticInstrCost()
1305 { ISD::UREM, MVT::v4i32, 4 * FunctionCallDivCost}, in getArithmeticInstrCost()
1309 { ISD::UREM, MVT::v8i16, 8 * FunctionCallDivCost}, in getArithmeticInstrCost()
1313 { ISD::UREM, MVT::v16i8, 16 * FunctionCallDivCost}, in getArithmeticInstrCost()
1815 case ISD::UREM: in maybeLoweredToCall()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| D | X86TargetTransformInfo.cpp | 272 ISD == ISD::UREM) && in getArithmeticInstrCost()
344 { ISD::UREM, MVT::v16i32, 7 }, // pmuludq+mul+sub sequence in getArithmeticInstrCost()
364 { ISD::UREM, MVT::v8i32, 7 }, // pmuludq+mul+sub sequence in getArithmeticInstrCost()
388 { ISD::UREM, MVT::v8i32, 14+2 }, // 2*pmuludq+mul+sub sequence + split. in getArithmeticInstrCost()
390 { ISD::UREM, MVT::v4i32, 7 }, // pmuludq+mul+sub sequence in getArithmeticInstrCost()
405 { ISD::UREM, MVT::v64i8, 16 }, // 2*ext+2*pmulhw+mul+sub sequence in getArithmeticInstrCost()
409 { ISD::UREM, MVT::v32i16, 8 }, // vpmulhuw+mul+sub sequence in getArithmeticInstrCost()
424 { ISD::UREM, MVT::v16i32, 17 }, // vpmuludq+mul+sub sequence in getArithmeticInstrCost()
428 { ISD::UREM, MVT::v64i8, 32 }, // 4*ext+4*pmulhw+mul+sub sequence in getArithmeticInstrCost()
432 { ISD::UREM, MVT::v32i16, 16 }, // 2*vpmulhuw+mul+sub sequence in getArithmeticInstrCost()
[all …]
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 245 UREM, enumerator
|
| D | BasicTTIImpl.h | 782 if (ISD == ISD::UREM || ISD == ISD::SREM) {
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| D | MipsFastISel.cpp | 1933 case ISD::UREM: in selectDivRem()
1950 unsigned MFOpc = (ISDOpcode == ISD::SREM || ISDOpcode == ISD::UREM) in selectDivRem()
2055 if (!selectBinaryOp(I, ISD::UREM)) in fastSelectInstruction()
2056 return selectDivRem(I, ISD::UREM); in fastSelectInstruction()
|
| D | MipsSEISelLowering.cpp | 243 setOperationAction(ISD::UREM, MVT::i32, Legal); in MipsSETargetLowering()
290 setOperationAction(ISD::UREM, MVT::i64, Legal); in MipsSETargetLowering()
348 setOperationAction(ISD::UREM, Ty, Legal); in addMSAIntType()
2063 return DAG.getNode(ISD::UREM, DL, Op->getValueType(0), Op->getOperand(1), in lowerINTRINSIC_WO_CHAIN()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorOps.cpp | 371 case ISD::UREM: in LegalizeOp()
902 case ISD::UREM: in Expand()
1450 assert((Node->getOpcode() == ISD::SREM || Node->getOpcode() == ISD::UREM) && in ExpandREM()
|
| D | SelectionDAGBuilder.h | 695 void visitURem(const User &I) { visitBinary(I, ISD::UREM); } in visitURem()
|
| D | SelectionDAGDumper.cpp | 239 case ISD::UREM: return "urem"; in getOperationName()
|
| D | FastISel.cpp | 507 if (ISDOpcode == ISD::UREM && isa<BinaryOperator>(I) && in selectBinaryOp()
1721 return selectBinaryOp(I, ISD::UREM); in selectOperator()
|
| D | LegalizeDAG.cpp | 3239 case ISD::UREM: in ExpandNode()
4296 case ISD::UREM: in ConvertNodeToLibcall()
4480 case ISD::UREM: in PromoteNode()
4500 case ISD::UREM: in PromoteNode()
|
| D | SelectionDAG.cpp | 3382 case ISD::UREM: { in computeKnownBits()
5125 case ISD::UREM: in FoldValue()
5178 case ISD::UREM: { in isUndef()
5627 case ISD::UREM: in getNode()
5964 case ISD::UREM: in getNode()
5986 case ISD::UREM: in getNode()
|
| D | TargetLowering.cpp | 3897 if (N0.getOpcode() == ISD::UREM && N1C->isNullValue() && in SimplifySetCC()
4333 if ((N0.getOpcode() == ISD::UREM || N0.getOpcode() == ISD::SREM) && in SimplifySetCC()
4340 if (N0.getOpcode() == ISD::UREM) { in SimplifySetCC()
6541 ShAmt = DAG.getNode(ISD::UREM, DL, ShVT, Z, BitWidthC); in expandFunnelShift()
6556 ShAmt = DAG.getNode(ISD::UREM, DL, ShVT, Z, BitWidthC); in expandFunnelShift()
6621 SDValue ShAmt = DAG.getNode(ISD::UREM, DL, ShVT, Op1, BitWidthC); in expandROT()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 134 setOperationAction(ISD::UREM, MVT::i8, Promote); in MSP430TargetLowering()
140 setOperationAction(ISD::UREM, MVT::i16, LibCall); in MSP430TargetLowering()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 939 case ISD::UREM: in canOpTrap()
1790 case URem: return ISD::UREM; in InstructionOpcodeToISD()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.cpp | 106 setOperationAction(ISD::UREM, VT, Expand); in BPFTargetLowering()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AVR/ |
| D | AVRISelLowering.cpp | 147 setOperationAction(ISD::UREM, MVT::i8, Expand); in AVRTargetLowering()
148 setOperationAction(ISD::UREM, MVT::i16, Expand); in AVRTargetLowering()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| D | RISCVISelLowering.cpp | 211 setOperationAction(ISD::UREM, XLenVT, Expand); in RISCVTargetLowering()
219 setOperationAction(ISD::UREM, MVT::i8, Custom); in RISCVTargetLowering()
222 setOperationAction(ISD::UREM, MVT::i16, Custom); in RISCVTargetLowering()
225 setOperationAction(ISD::UREM, MVT::i32, Custom); in RISCVTargetLowering()
736 setOperationAction(ISD::UREM, VT, Custom); in RISCVTargetLowering()
2571 case ISD::UREM: in LowerOperation()
4829 case ISD::UREM: in getRISCVWOpcode()
5013 case ISD::UREM: { in ReplaceNodeResults()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 508 setTargetDAGCombine(ISD::UREM); in NVPTXTargetLowering()
4601 assert(N->getOpcode() == ISD::SREM || N->getOpcode() == ISD::UREM); in PerformREMCombine()
4828 case ISD::UREM: in PerformDAGCombine()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 4541 case ISD::UREM: in selectRem()
5038 if (!selectBinaryOp(I, ISD::UREM)) in fastSelectInstruction()
5039 return selectRem(I, ISD::UREM); in fastSelectInstruction()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 406 setOperationAction(ISD::UREM, VT, Expand); in AMDGPUTargetLowering()
481 setOperationAction(ISD::UREM, VT, Expand); in AMDGPUTargetLowering()
1997 SDValue REM_Part = DAG.getNode(ISD::UREM, DL, HalfVT, LHS_Hi, RHS_Lo); in LowerUDIVREM64()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1587 {ISD::SDIV, ISD::UDIV, ISD::SREM, ISD::UREM, in HexagonTargetLowering()
1634 ISD::SREM, ISD::UREM, ISD::SDIVREM, ISD::UDIVREM, ISD::SADDO, in HexagonTargetLowering()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 1499 setOperationAction(ISD::UREM, MVT::i32, Expand); in SparcTargetLowering()
1506 setOperationAction(ISD::UREM, MVT::i64, Expand); in SparcTargetLowering()
|