Searched refs:TypeWidenVector (Results 1 – 15 of 15) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 1014 return LegalizeKind(TypeWidenVector, NVT); in getTypeConversion() 1077 return LegalizeKind(TypeWidenVector, LargerVector); in getTypeConversion() 1083 return LegalizeKind(TypeWidenVector, NVT); in getTypeConversion() 1427 case TypeWidenVector: in computeRegisterProperties() 1440 ValueTypeActions.setTypeAction(VT, TypeWidenVector); in computeRegisterProperties() 1452 ValueTypeActions.setTypeAction(VT, TypeWidenVector); in computeRegisterProperties() 1488 ValueTypeActions.setTypeAction(VT, TypeWidenVector); in computeRegisterProperties() 1542 (TA == TypeWidenVector || TA == TypePromoteInteger)) { in getVectorTypeBreakdown()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorTypes.cpp | 1180 case TargetLowering::TypeWidenVector: in SplitVecRes_BITCAST() 3512 if (getTypeAction(OtherVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_OverflowOp() 3553 if (getTypeAction(InVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_Convert() 3629 if (getTypeAction(SrcVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_FP_TO_XINT_SAT() 3689 if (getTypeAction(InVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_EXTEND_VECTOR_INREG() 3817 case TargetLowering::TypeWidenVector: in WidenVecRes_BITCAST() 3894 if (getTypeAction(InVT) != TargetLowering::TypeWidenVector) { in WidenVecRes_CONCAT_VECTORS() 3972 if (getTypeAction(InOp.getValueType()) == TargetLowering::TypeWidenVector) in WidenVecRes_EXTRACT_SUBVECTOR() 4299 if (getTypeAction(VSelVT) == TargetLowering::TypeWidenVector) in WidenVSELECTMask() 4370 if (getTypeAction(CondVT) == TargetLowering::TypeWidenVector) in WidenVecRes_SELECT() [all …]
|
| D | LegalizeTypes.cpp | 279 case TargetLowering::TypeWidenVector: in run() 342 case TargetLowering::TypeWidenVector: in run()
|
| D | LegalizeTypesGeneric.cpp | 88 case TargetLowering::TypeWidenVector: { in ExpandRes_BITCAST()
|
| D | LegalizeIntegerTypes.cpp | 397 case TargetLowering::TypeWidenVector: in PromoteIntRes_BITCAST() 1261 case TargetLowering::TypeWidenVector: { in PromoteIntRes_TRUNCATE()
|
| D | LegalizeFloatTypes.cpp | 2350 case TargetLowering::TypeWidenVector: { in PromoteFloatRes_EXTRACT_VECTOR_ELT()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.h | 422 return TypeWidenVector; in getPreferredVectorAction()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonSubtarget.cpp | 181 return Action == TargetLoweringBase::TypeWidenVector; in isTypeForHVX()
|
| D | HexagonISelLoweringHVX.cpp | 253 if (Action == TargetLoweringBase::TypeWidenVector) { in initializeHVXLowering() 303 return TargetLoweringBase::TypeWidenVector; in getPreferredHvxVectorAction() 306 return TargetLoweringBase::TypeWidenVector; in getPreferredHvxVectorAction() 2290 if (Action == TargetLoweringBase::TypeWidenVector) { in shouldWidenToHvx()
|
| D | HexagonISelLowering.cpp | 2154 return TargetLoweringBase::TypeWidenVector; in getPreferredVectorAction()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.h | 747 return TypeWidenVector; in getPreferredVectorAction()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| D | TargetLowering.h | 213 TypeWidenVector, // This vector should be widened into a larger vector. enumerator 443 return TypeWidenVector; in getPreferredVectorAction()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 2114 return TypeWidenVector; in getPreferredVectorAction() 24433 TargetLowering::TypeWidenVector && "Unexpected type action!"); in LowerStore() 30646 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 30671 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 30713 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 30738 if (getTypeAction(*DAG.getContext(), VT) != TypeWidenVector) in ReplaceNodeResults() 30817 assert(getTypeAction(*DAG.getContext(), InVT) == TypeWidenVector && in ReplaceNodeResults() 30894 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 30945 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 31387 assert(getTypeAction(*DAG.getContext(), DstVT) == TypeWidenVector && in ReplaceNodeResults() [all …]
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 1613 return VT.isPow2VectorType() ? TypeSplitVector : TypeWidenVector; in getPreferredVectorAction()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 17384 return TypeWidenVector; in getPreferredVectorAction()
|