Home
last modified time | relevance | path

Searched refs:Sop1 (Results 1 – 1 of 1) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
DMipsInstrInfo.cpp887 const MachineOperand &Sop1 = MI.getOperand(1); in isAddImmediate() local
891 if (Dop.isReg() && Sop1.isReg() && Sop2.isImm()) in isAddImmediate()
892 return RegImmPair{Sop1.getReg(), Sop2.getImm()}; in isAddImmediate()