Home
last modified time | relevance | path

Searched refs:Slot (Results 1 – 25 of 117) sorted by relevance

12345

/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DStackColoring.cpp510 bool applyFirstUse(int Slot) { in applyFirstUse() argument
513 if (ConservativeSlots.test(Slot)) in applyFirstUse()
606 int Slot = MO.getIndex(); in getStartOrEndSlot() local
607 if (Slot >= 0) in getStartOrEndSlot()
608 return Slot; in getStartOrEndSlot()
621 int Slot = getStartOrEndSlot(MI); in isLifetimeStartOrEnd() local
622 if (Slot < 0) in isLifetimeStartOrEnd()
624 if (!InterestingSlots.test(Slot)) in isLifetimeStartOrEnd()
626 slots.push_back(Slot); in isLifetimeStartOrEnd()
631 if (!applyFirstUse(Slot)) { in isLifetimeStartOrEnd()
[all …]
DLiveStacks.cpp57 LiveStacks::getOrCreateInterval(int Slot, const TargetRegisterClass *RC) { in getOrCreateInterval() argument
58 assert(Slot >= 0 && "Spill slot indice must be >= 0"); in getOrCreateInterval()
59 SS2IntervalMap::iterator I = S2IMap.find(Slot); in getOrCreateInterval()
63 std::piecewise_construct, std::forward_as_tuple(Slot), in getOrCreateInterval()
64 std::forward_as_tuple(Register::index2StackSlot(Slot), 0.0F)) in getOrCreateInterval()
66 S2RCMap.insert(std::make_pair(Slot, RC)); in getOrCreateInterval()
69 const TargetRegisterClass *OldRC = S2RCMap[Slot]; in getOrCreateInterval()
70 S2RCMap[Slot] = TRI->getCommonSubClass(OldRC, RC); in getOrCreateInterval()
81 int Slot = I->first; in print() local
82 const TargetRegisterClass *RC = getIntervalRegClass(Slot); in print()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
DLiveStacks.h62 LiveInterval &getOrCreateInterval(int Slot, const TargetRegisterClass *RC);
64 LiveInterval &getInterval(int Slot) { in getInterval() argument
65 assert(Slot >= 0 && "Spill slot indice must be >= 0"); in getInterval()
66 SS2IntervalMap::iterator I = S2IMap.find(Slot); in getInterval()
71 const LiveInterval &getInterval(int Slot) const { in getInterval() argument
72 assert(Slot >= 0 && "Spill slot indice must be >= 0"); in getInterval()
73 SS2IntervalMap::const_iterator I = S2IMap.find(Slot); in getInterval()
78 bool hasInterval(int Slot) const { return S2IMap.count(Slot); } in hasInterval() argument
80 const TargetRegisterClass *getIntervalRegClass(int Slot) const { in getIntervalRegClass() argument
81 assert(Slot >= 0 && "Spill slot indice must be >= 0"); in getIntervalRegClass()
[all …]
DSlotIndexes.h86 enum Slot {
129 Slot getSlot() const {
130 return static_cast<Slot>(lie.getInt());
144 SlotIndex(const SlotIndex &li, Slot s) : lie(li.listEntry(), unsigned(s)) {
270 Slot s = getSlot();
290 Slot s = getSlot();
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Utils/
DDemoteRegToStack.cpp34 AllocaInst *Slot; in DemoteRegToStack() local
36 Slot = new AllocaInst(I.getType(), DL.getAllocaAddrSpace(), nullptr, in DemoteRegToStack()
39 Slot = new AllocaInst(I.getType(), DL.getAllocaAddrSpace(), nullptr, in DemoteRegToStack()
75 V = new LoadInst(I.getType(), Slot, I.getName() + ".reload", in DemoteRegToStack()
84 Value *V = new LoadInst(I.getType(), Slot, I.getName() + ".reload", in DemoteRegToStack()
103 new StoreInst(&I, Slot, &*InsertPt); in DemoteRegToStack()
104 return Slot; in DemoteRegToStack()
119 AllocaInst *Slot; in DemotePHIToStack() local
121 Slot = new AllocaInst(P->getType(), DL.getAllocaAddrSpace(), nullptr, in DemotePHIToStack()
125 Slot = new AllocaInst(P->getType(), DL.getAllocaAddrSpace(), nullptr, in DemotePHIToStack()
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/IPO/
DConstantMerge.cpp185 GlobalVariable *&Slot = CMap[Init]; in mergeConstants() local
190 bool FirstConstantFound = !Slot; in mergeConstants()
191 if (FirstConstantFound || IsBetterCanonical(*GV, *Slot)) { in mergeConstants()
192 Slot = GV; in mergeConstants()
220 GlobalVariable *Slot = Found->second; in mergeConstants() local
221 if (Slot == GV) in mergeConstants()
224 if (makeMergeable(GV, Slot) == CanMerge::No) in mergeConstants()
229 << Slot->getName() << "\n"); in mergeConstants()
230 SameContentReplacements.push_back(std::make_pair(GV, Slot)); in mergeConstants()
DWholeProgramDevirt.cpp581 WholeProgramDevirtResolution *Res, VTableSlot Slot);
595 std::string getGlobalName(VTableSlot Slot, ArrayRef<uint64_t> Args,
603 void exportGlobal(VTableSlot Slot, ArrayRef<uint64_t> Args, StringRef Name,
605 void exportConstant(VTableSlot Slot, ArrayRef<uint64_t> Args, StringRef Name,
610 Constant *importGlobal(VTableSlot Slot, ArrayRef<uint64_t> Args,
612 Constant *importConstant(VTableSlot Slot, ArrayRef<uint64_t> Args,
624 VTableSlot Slot, ArrayRef<uint64_t> Args);
630 WholeProgramDevirtResolution *Res, VTableSlot Slot);
635 void importResolution(VTableSlot Slot, VTableSlotInfo &SlotInfo);
1259 WholeProgramDevirtResolution *Res, VTableSlot Slot) { in tryICallBranchFunnel() argument
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
DMipsDelaySlotFiller.cpp262 RegDefsUses &RegDU, InspectMemInstr &IM, Iter Slot,
267 bool searchBackward(MachineBasicBlock &MBB, MachineInstr &Slot) const;
271 bool searchForward(MachineBasicBlock &MBB, Iter Slot) const;
276 bool searchSuccBBs(MachineBasicBlock &MBB, Iter Slot) const;
694 InspectMemInstr &IM, Iter Slot, in searchRange() argument
747 unsigned Opcode = (*Slot).getOpcode(); in searchRange()
775 MachineInstr &Slot) const { in searchBackward()
784 RegDU.init(Slot); in searchBackward()
786 MachineBasicBlock::iterator SlotI = Slot; in searchBackward()
787 if (!searchRange(MBB, ++SlotI.getReverse(), MBB.rend(), RegDU, MemDU, Slot, in searchBackward()
[all …]
/freebsd-12-stable/sys/gnu/dts/arm/
Daspeed-bmc-quanta-q71l.dts195 /* 0: PCIe Slot 2,
196 * Slot 3,
197 * Slot 6,
198 * Slot 7
232 /* 0: PCIe Slot 1,
233 * Slot 4,
234 * Slot 5,
235 * Slot 8,
236 * Slot 9,
237 * Slot 10,
Daspeed-bmc-lenovo-hr630.dts205 /* Slot 0,
206 * Slot 1,
207 * Slot 2,
208 * Slot 3
247 /* Slot 0,
248 * Slot 1,
249 * Slot 2,
250 * Slot 3
Dgemini-wbd111.dts145 <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
149 <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
153 <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
157 <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
Dgemini-wbd222.dts156 <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
160 <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
164 <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
168 <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
Dgemini-sq201.dts257 <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
261 <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
265 <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
269 <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
Dgemini-sl93512r.dts261 <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
265 <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
269 <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
273 <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
/freebsd-12-stable/contrib/llvm-project/clang/lib/CodeGen/
DCGExprAgg.cpp669 AggValueSlot Slot = EnsureSlot(E->getType()); in VisitCompoundLiteralExpr() local
674 !CGF.getLangOpts().CPlusPlus && !Slot.isExternallyDestructed(); in VisitCompoundLiteralExpr()
676 Slot.setExternallyDestructed(); in VisitCompoundLiteralExpr()
678 CGF.EmitAggExpr(E->getInitializer(), Slot); in VisitCompoundLiteralExpr()
683 CGF.getCleanupKind(DtorKind), Slot.getAddress(), E->getType(), in VisitCompoundLiteralExpr()
927 withReturnValueSlot(E, [&](ReturnValueSlot Slot) { in VisitCallExpr() argument
928 return CGF.EmitCallExpr(E, Slot); in VisitCallExpr()
933 withReturnValueSlot(E, [&](ReturnValueSlot Slot) { in VisitObjCMessageExpr() argument
934 return CGF.EmitObjCMessageExpr(E, Slot); in VisitObjCMessageExpr()
1314 AggValueSlot Slot = EnsureSlot(E->getType()); in VisitCXXConstructExpr() local
[all …]
/freebsd-12-stable/sys/gnu/dts/arm64/allwinner/
Dsun50i-a64-sopine-baseboard.dts162 "Left DAC", "AIF1 Slot 0 Left",
163 "Right DAC", "AIF1 Slot 0 Right",
165 "AIF1 Slot 0 Left ADC", "Left ADC",
166 "AIF1 Slot 0 Right ADC", "Right ADC",
Dsun50i-a64-pine64.dts264 "Left DAC", "AIF1 Slot 0 Left",
265 "Right DAC", "AIF1 Slot 0 Right",
267 "AIF1 Slot 0 Left ADC", "Left ADC",
268 "AIF1 Slot 0 Right ADC", "Right ADC",
Dsun50i-a64-bananapi-m64.dts334 "Left DAC", "AIF1 Slot 0 Left",
335 "Right DAC", "AIF1 Slot 0 Right",
336 "AIF1 Slot 0 Left ADC", "Left ADC",
337 "AIF1 Slot 0 Right ADC", "Right ADC",
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
DLanaiDelaySlotFiller.cpp76 MachineBasicBlock::instr_iterator Slot,
145 MachineBasicBlock::instr_iterator Slot, in findDelayInstr() argument
150 insertDefsUses(Slot, RegDefs, RegUses); in findDelayInstr()
155 for (MachineBasicBlock::reverse_instr_iterator I = ++Slot.getReverse(); in findDelayInstr()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/DebugInfo/PDB/Native/
DPDBStringTableBuilder.cpp186 uint32_t Slot = (Hash + I) % BucketCount; in writeHashTable() local
187 if (Buckets[Slot] != 0) in writeHashTable()
189 Buckets[Slot] = Offset; in writeHashTable()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
DR600MachineScheduler.cpp350 void R600SchedStrategy::AssignSlot(MachineInstr* MI, unsigned Slot) { in AssignSlot() argument
366 switch (Slot) { in AssignSlot()
382 SUnit *R600SchedStrategy::AttemptFillSlot(unsigned Slot, bool AnyAlu) { in AttemptFillSlot() argument
384 SUnit *SlotedSU = PopInst(AvailableAlus[IndexToID[Slot]], AnyAlu); in AttemptFillSlot()
389 AssignSlot(UnslotedSU->getInstr(), Slot); in AttemptFillSlot()
DR600MachineScheduler.h87 SUnit *AttemptFillSlot (unsigned Slot, bool AnyAlu);
91 void AssignSlot(MachineInstr *MI, unsigned Slot);
/freebsd-12-stable/contrib/llvm-project/llvm/utils/TableGen/
DDAGISelMatcher.h892 unsigned Slot; variable
895 : Matcher(EmitConvertToTarget), Slot(slot) {} in EmitConvertToTargetMatcher()
897 unsigned getSlot() const { return Slot; } in getSlot()
906 return cast<EmitConvertToTargetMatcher>(M)->Slot == Slot; in isEqualImpl()
970 unsigned Slot; variable
974 : Matcher(EmitNodeXForm), Slot(slot), NodeXForm(nodeXForm) {} in EmitNodeXFormMatcher()
976 unsigned getSlot() const { return Slot; } in getSlot()
986 return cast<EmitNodeXFormMatcher>(M)->Slot == Slot && in isEqualImpl()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Bitcode/Reader/
DBitcodeReader.cpp622 bool getValueTypePair(const SmallVectorImpl<uint64_t> &Record, unsigned &Slot, in getValueTypePair() argument
624 if (Slot == Record.size()) return true; in getValueTypePair()
625 unsigned ValNo = (unsigned)Record[Slot++]; in getValueTypePair()
635 if (Slot == Record.size()) in getValueTypePair()
638 unsigned TypeNo = (unsigned)Record[Slot++]; in getValueTypePair()
646 bool popValue(const SmallVectorImpl<uint64_t> &Record, unsigned &Slot, in popValue() argument
648 if (getValue(Record, Slot, InstNum, Ty, ResVal)) in popValue()
651 ++Slot; in popValue()
656 bool getValue(const SmallVectorImpl<uint64_t> &Record, unsigned Slot, in getValue() argument
658 ResVal = getValue(Record, Slot, InstNum, Ty); in getValue()
[all …]
/freebsd-12-stable/contrib/llvm-project/llvm/lib/IR/
DAsmWriter.cpp2477 int Slot; in WriteAsOperandInternal() local
2481 Slot = Machine->getGlobalSlot(GV); in WriteAsOperandInternal()
2484 Slot = Machine->getLocalSlot(V); in WriteAsOperandInternal()
2489 if (Slot == -1) in WriteAsOperandInternal()
2491 Slot = Machine->getLocalSlot(V); in WriteAsOperandInternal()
2498 Slot = Machine->getGlobalSlot(GV); in WriteAsOperandInternal()
2501 Slot = Machine->getLocalSlot(V); in WriteAsOperandInternal()
2506 Slot = -1; in WriteAsOperandInternal()
2509 if (Slot != -1) in WriteAsOperandInternal()
2510 Out << Prefix << Slot; in WriteAsOperandInternal()
[all …]

12345