| /freebsd-12-stable/sys/dev/qlnx/qlnxe/ |
| D | ecore_init_fw_funcs.c | 173 #define QM_CMD_SET_FIELD(var, cmd, field, value) SET_FIELD(var[cmd##_##field##_OFFSET], cmd##_##f… 175 …SET_FIELD(map.reg, QM_RF_PQ_MAP_##chip##_PQ_VALID, 1); SET_FIELD(map.reg, QM_RF_PQ_MAP_##chip##_R… 1517 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_VALID, 1); in ecore_gft_config() 1520 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_PF_ID_MASK, GFT_CAM_LINE_MAPPED_PF_ID_MASK_MASK); in ecore_gft_config() 1521 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_PF_ID, pf_id); in ecore_gft_config() 1524 …SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK, GFT_CAM_LINE_MAPPED_UPPER_PROTOC… in ecore_gft_config() 1526 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE, GFT_PROFILE_TCP_PROTOCOL); in ecore_gft_config() 1528 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE, GFT_PROFILE_UDP_PROTOCOL); in ecore_gft_config() 1532 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_IP_VERSION_MASK, 1); in ecore_gft_config() 1534 SET_FIELD(cam_line, GFT_CAM_LINE_MAPPED_IP_VERSION, GFT_PROFILE_IPV4); in ecore_gft_config() [all …]
|
| D | ecore_cxt.c | 1502 SET_FIELD(cdu_params, CDUC_CXT_SIZE, cxt_size); in ecore_cdu_init_common() 1503 SET_FIELD(cdu_params, CDUC_BLOCK_WASTE, block_waste); in ecore_cdu_init_common() 1504 SET_FIELD(cdu_params, (u32)CDUC_NCIB, elems_per_page); in ecore_cdu_init_common() 1515 SET_FIELD(cdu_params, (u32)CDUT_TYPE0_CXT_SIZE, (cxt_size >> 3)); in ecore_cdu_init_common() 1516 SET_FIELD(cdu_params, CDUT_TYPE0_BLOCK_WASTE, (block_waste >> 3)); in ecore_cdu_init_common() 1517 SET_FIELD(cdu_params, CDUT_TYPE0_NCIB, elems_per_page); in ecore_cdu_init_common() 1527 SET_FIELD(cdu_params, (u32)CDUT_TYPE1_CXT_SIZE, (cxt_size >> 3)); in ecore_cdu_init_common() 1528 SET_FIELD(cdu_params, CDUT_TYPE1_BLOCK_WASTE, (block_waste >> 3)); in ecore_cdu_init_common() 1529 SET_FIELD(cdu_params, CDUT_TYPE1_NCIB, elems_per_page); in ecore_cdu_init_common() 1579 SET_FIELD(cdu_seg_params, CDU_SEG_REG_TYPE, p_seg->type); in ecore_cdu_init_pf() [all …]
|
| D | ecore_hw.c | 392 SET_FIELD(control, PXP_PRETEND_CMD_IS_CONCRETE, 1); in ecore_fid_pretend() 393 SET_FIELD(control, PXP_PRETEND_CMD_PRETEND_FUNCTION, 1); in ecore_fid_pretend() 398 SET_FIELD(control, PXP_PRETEND_CMD_PORT, 0); in ecore_fid_pretend() 399 SET_FIELD(control, PXP_PRETEND_CMD_USE_PORT, 0); in ecore_fid_pretend() 400 SET_FIELD(control, PXP_PRETEND_CMD_PRETEND_PORT, 1); in ecore_fid_pretend() 419 SET_FIELD(control, PXP_PRETEND_CMD_PORT, port_id); in ecore_port_pretend() 420 SET_FIELD(control, PXP_PRETEND_CMD_USE_PORT, 1); in ecore_port_pretend() 421 SET_FIELD(control, PXP_PRETEND_CMD_PRETEND_PORT, 1); in ecore_port_pretend() 435 SET_FIELD(control, PXP_PRETEND_CMD_PORT, 0); in ecore_port_unpretend() 436 SET_FIELD(control, PXP_PRETEND_CMD_USE_PORT, 0); in ecore_port_unpretend() [all …]
|
| D | ecore_int.c | 1452 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_PF_NUMBER, pf_id); in ecore_init_cau_sb_entry() 1453 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_VF_NUMBER, vf_number); in ecore_init_cau_sb_entry() 1454 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_VF_VALID, vf_valid); in ecore_init_cau_sb_entry() 1455 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_SB_TIMESET0, 0x7F); in ecore_init_cau_sb_entry() 1456 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_SB_TIMESET1, 0x7F); in ecore_init_cau_sb_entry() 1475 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_TIMER_RES0, timer_res); in ecore_init_cau_sb_entry() 1483 SET_FIELD(p_sb_entry->params, CAU_SB_ENTRY_TIMER_RES1, timer_res); in ecore_init_cau_sb_entry() 1485 SET_FIELD(p_sb_entry->data, CAU_SB_ENTRY_STATE0, cau_state); in ecore_init_cau_sb_entry() 1486 SET_FIELD(p_sb_entry->data, CAU_SB_ENTRY_STATE1, cau_state); in ecore_init_cau_sb_entry() 1504 SET_FIELD(pi_entry.prod, CAU_PI_ENTRY_PI_TIMESET, timeset); in _ecore_int_cau_conf_pi() [all …]
|
| D | ecore_l2.c | 415 SET_FIELD(rx_mode, ETH_VPORT_RX_MODE_UCAST_DROP_ALL, 1); in ecore_sp_eth_vport_start() 416 SET_FIELD(rx_mode, ETH_VPORT_RX_MODE_MCAST_DROP_ALL, 1); in ecore_sp_eth_vport_start() 421 SET_FIELD(tx_err, ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE, in ecore_sp_eth_vport_start() 424 SET_FIELD(tx_err, ETH_TX_ERR_VALS_PACKET_TOO_SMALL, in ecore_sp_eth_vport_start() 427 SET_FIELD(tx_err, ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR, in ecore_sp_eth_vport_start() 430 SET_FIELD(tx_err, ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS, in ecore_sp_eth_vport_start() 433 SET_FIELD(tx_err, ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG, in ecore_sp_eth_vport_start() 436 SET_FIELD(tx_err, ETH_TX_ERR_VALS_MTU_VIOLATION, in ecore_sp_eth_vport_start() 439 SET_FIELD(tx_err, ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME, in ecore_sp_eth_vport_start() 531 SET_FIELD(capabilities, in ecore_sp_vport_update_rss() [all …]
|
| D | ecore_spq.c | 292 SET_FIELD(p_cxt->xstorm_ag_context.flags10, in ecore_spq_hw_initialize() 294 SET_FIELD(p_cxt->xstorm_ag_context.flags1, in ecore_spq_hw_initialize() 298 SET_FIELD(p_cxt->xstorm_ag_context.flags9, in ecore_spq_hw_initialize() 629 SET_FIELD(p_db_data->params, CORE_DB_DATA_DEST, DB_DEST_XCM); in ecore_spq_setup() 630 SET_FIELD(p_db_data->params, CORE_DB_DATA_AGG_CMD, DB_AGG_CMD_MAX); in ecore_spq_setup() 631 SET_FIELD(p_db_data->params, CORE_DB_DATA_AGG_VAL_SEL, in ecore_spq_setup()
|
| D | ecore_dbg_fw_funcs.c | 4252 …SET_FIELD(reg_hdr->data, DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM, reg->num_entries > 1 || reg->start_en… in ecore_idle_chk_dump_failure() 4253 SET_FIELD(reg_hdr->data, DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID, reg_id); in ecore_idle_chk_dump_failure() 4303 SET_FIELD(reg_hdr->data, DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID, rule->num_cond_regs + reg_id); in ecore_idle_chk_dump_failure() 5005 SET_FIELD(dev_data->bus.blocks[BLOCK_DBG].data, DBG_BUS_BLOCK_DATA_ENABLE_MASK, 0x1); in ecore_dbg_bus_reset() 5169 SET_FIELD(block_bus->data, DBG_BUS_BLOCK_DATA_ENABLE_MASK, enable_mask); in ecore_dbg_bus_enable_block() 5170 SET_FIELD(block_bus->data, DBG_BUS_BLOCK_DATA_RIGHT_SHIFT, right_shift); in ecore_dbg_bus_enable_block() 5171 SET_FIELD(block_bus->data, DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK, force_valid_mask); in ecore_dbg_bus_enable_block() 5172 SET_FIELD(block_bus->data, DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK, force_frame_mask); in ecore_dbg_bus_enable_block() 5238 SET_FIELD(dev_data->bus.blocks[BLOCK_DBG].data, DBG_BUS_BLOCK_DATA_ENABLE_MASK, 0x1); in ecore_dbg_bus_enable_timestamp() 5434 …SET_FIELD(bus->trigger_states[dev_data->bus.next_trigger_state].data, DBG_BUS_TRIGGER_STATE_DATA_B… in ecore_dbg_bus_add_trigger_state() [all …]
|
| D | ecore_sriov.c | 923 SET_FIELD(igu_vf_conf, IGU_VF_CONF_PARENT, p_hwfn->rel_pf_id); in ecore_iov_enable_vf_access() 996 SET_FIELD(val, IGU_MAPPING_LINE_FUNCTION_NUMBER, vf->abs_vf_id); in ecore_iov_alloc_vf_igu_sbs() 997 SET_FIELD(val, IGU_MAPPING_LINE_VALID, 1); in ecore_iov_alloc_vf_igu_sbs() 998 SET_FIELD(val, IGU_MAPPING_LINE_PF_VALID, 0); in ecore_iov_alloc_vf_igu_sbs() 1004 SET_FIELD(val, IGU_MAPPING_LINE_VECTOR_NUMBER, qid); in ecore_iov_alloc_vf_igu_sbs() 1054 SET_FIELD(val, IGU_MAPPING_LINE_VALID, 0); in ecore_iov_free_vf_igu_sbs()
|
| D | ecore.h | 111 #define SET_FIELD(value, name, flag) \ macro
|
| D | ecore_dev.c | 922 SET_FIELD(val, NIG_REG_PPF_TO_ENGINE_SEL_NON_ROCE, eng_sel); in ecore_llh_set_ppfid_affinity() 975 SET_FIELD(val, NIG_REG_PPF_TO_ENGINE_SEL_ROCE, eng_sel); in ecore_llh_set_roce_affinity() 6464 SET_FIELD(p_coal_timeset->value, COALESCING_TIMESET_TIMESET, timeset); in ecore_set_coalesce() 6465 SET_FIELD(p_coal_timeset->value, COALESCING_TIMESET_VALID, 1); in ecore_set_coalesce()
|
| D | qlnx_os.c | 6996 SET_FIELD(txq->tx_db.data.params, in qlnx_start_queues() 6998 SET_FIELD(txq->tx_db.data.params, ETH_DB_DATA_AGG_CMD, in qlnx_start_queues() 7000 SET_FIELD(txq->tx_db.data.params, in qlnx_start_queues()
|
| /freebsd-12-stable/contrib/elftoolchain/libdwarf/ |
| D | dwarf_seterror.c | 37 #define SET_FIELD(D, R, F) \ macro 50 SET_FIELD(dbg, oldhandler, errhand); in dwarf_seterrhand() 60 SET_FIELD(dbg, oldarg, errarg); in dwarf_seterrarg()
|