Home
last modified time | relevance | path

Searched refs:SETUO (Results 1 – 25 of 28) sorted by relevance

12

/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
DISDOpcodes.h1365 SETUO, // 1 0 0 0 True if unordered: isnan(X) | isnan(Y) enumerator
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/VE/
DVEISelDAGToDAG.cpp81 case ISD::SETUO: in fpCondCode2Fcc()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DAnalysis.cpp200 case FCmpInst::FCMP_UNO: return ISD::SETUO; in getFCmpCondCode()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp448 case ISD::SETUO: return "setuo"; in getOperationName()
DTargetLowering.cpp350 case ISD::SETUO: in softenSetCCOperands()
4192 if (Cond == ISD::SETO || Cond == ISD::SETUO) in SimplifySetCC()
4242 ISD::CondCode NewCond = UOF == 0 ? ISD::SETO : ISD::SETUO; in SimplifySetCC()
8727 ISD::CondCode::SETUO); in expandFP_TO_INT_SAT()
8756 return DAG.getSelectCC(dl, Src, Src, ZeroInt, Select, ISD::CondCode::SETUO); in expandFP_TO_INT_SAT()
8876 case ISD::SETUO: in LegalizeSetCCCondCode()
8900 CC2 = ((unsigned)CCCode & 0x8U) ? ISD::SETUO : ISD::SETO; in LegalizeSetCCCondCode()
8925 CC2 = ((unsigned)CCCode & 0x8U) ? ISD::SETUO : ISD::SETO; in LegalizeSetCCCondCode()
8944 if (CCCode != ISD::SETO && CCCode != ISD::SETUO) { in LegalizeSetCCCondCode()
DSelectionDAG.cpp540 case ISD::SETUO : Result = ISD::SETFALSE; break; // SETUGT & SETULT in getSetCCAndOperation()
2236 case ISD::SETUO: in FoldSetCC()
2325 case ISD::SETUO: return getBoolConstant(R==APFloat::cmpUnordered, dl, VT, in FoldSetCC()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPUInstructions.td274 def COND_UO : PatFrags<(ops), [(OtherVT SETUO)]>;
DSIWholeQuadMode.cpp824 case ISD::SETUO: in lowerKillF32()
DR600ISelLowering.cpp99 setCondCodeAction(ISD::SETUO, MVT::f32, Expand); in R600TargetLowering()
DAMDGPUISelLowering.cpp1456 case ISD::SETUO: in combineFMinMaxLegacy()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/Target/
DTargetSelectionDAG.td726 def SETUO : CondCode<"FCMP_UNO">;
1329 (setcc node:$lhs, node:$rhs, SETUO)>;
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
DLanaiISelLowering.cpp859 case ISD::SETUO: in IntCondCCodeToICC()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td1276 defm FCMUO_PPzZZ : sve_fp_3op_p_pd_cc<0b100, "fcmuo", SETUO, SETUO, SETUO, SETUO>;
DAArch64ISelLowering.cpp2361 case ISD::SETUO: in changeFPCCToAArch64CC()
2432 case ISD::SETUO: in changeVectorFPCCToAArch64CC()
14514 N->getOperand(3), DAG.getCondCode(ISD::SETUO)); in performIntrinsicCombine()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.cpp115 for (auto CC : {ISD::SETO, ISD::SETUO, ISD::SETUEQ, ISD::SETONE, in WebAssemblyTargetLowering()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp4130 case ISD::SETUO: return PPC::PRED_UN; in getPredicateForSetCC()
4150 case ISD::SETUO: return 3; // Bit #3 = SETUO in getCRIdxForSetCC()
DPPCISelLowering.cpp617 setCondCodeAction(ISD::SETUO, MVT::f32, Expand); in PPCTargetLowering()
618 setCondCodeAction(ISD::SETUO, MVT::f64, Expand); in PPCTargetLowering()
940 setCondCodeAction(ISD::SETUO, MVT::v4f32, Expand); in PPCTargetLowering()
993 setCondCodeAction(ISD::SETUO, MVT::v2f64, Expand); in PPCTargetLowering()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/
DNVPTXISelDAGToDAG.cpp557 case ISD::SETUO: in getPTXCmpMode()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td140 def vfsetun_v4f32 : vfsetcc_type<v4i32, v4f32, SETUO>;
141 def vfsetun_v2f64 : vfsetcc_type<v2i64, v2f64, SETUO>;
DMipsSEISelLowering.cpp1859 Op->getOperand(2), ISD::SETUO); in lowerINTRINSIC_WO_CHAIN()
DMipsISelLowering.cpp620 case ISD::SETUO: return Mips::FCOND_UN; in condCodeToFCC()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1401 case ISD::SETUO: return SPCC::FCC_U; in FPCondCCodeToFCC()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp2098 case ISD::SETUO: return SystemZ::CCMASK_CMP_UO; in CCMaskForCondCode()
2902 case ISD::SETUO: in lowerVectorSETCC()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
DRISCVISelLowering.cpp305 ISD::SETGE, ISD::SETNE, ISD::SETO, ISD::SETUO}; in RISCVTargetLowering()
581 ISD::SETUGE, ISD::SETULT, ISD::SETULE, ISD::SETUO, in RISCVTargetLowering()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.cpp5096 case ISD::SETUO: return X86::COND_P; in TranslateX86CC()
21776 dl, Src, Src, ZeroInt, FpToInt, ISD::CondCode::SETUO); in LowerFP_TO_INT_SAT()
21815 dl, Src, Src, ZeroInt, Select, ISD::CondCode::SETUO); in LowerFP_TO_INT_SAT()
22861 case ISD::SETUO: SSECC = 3; break; in translateX86FSETCC()
22886 case ISD::SETUO: in translateX86FSETCC()
47763 SDValue IsOp0Nan = DAG.getSetCC(DL, SetCCType, Op0, Op0, ISD::SETUO); in combineFMinNumFMaxNum()

12