Home
last modified time | relevance | path

Searched refs:SDHCI_INT_STATUS (Results 1 – 6 of 6) sorted by relevance

/freebsd-12-stable/sys/dev/sdhci/
Dfsl_sdhci.c302 val32 = RD4(sc, SDHCI_INT_STATUS); in fsl_sdhci_read_2()
364 if (off == SDHCI_INT_STATUS) { in fsl_sdhci_read_4()
508 if (off == SDHCI_INT_STATUS) { in fsl_sdhci_write_4()
735 intmask = RD4(sc, SDHCI_INT_STATUS) & SDHCI_INT_RESPONSE; in fsl_sdhci_intr()
738 intmask = RD4(sc, SDHCI_INT_STATUS) & SDHCI_INT_DATA_END; in fsl_sdhci_intr()
747 WR4(sc, SDHCI_INT_STATUS, intmask); in fsl_sdhci_intr()
748 bus_barrier(sc->mem_res, SDHCI_INT_STATUS, 4, in fsl_sdhci_intr()
Dsdhci.c220 RD1(slot, SDHCI_TIMEOUT_CONTROL), RD4(slot, SDHCI_INT_STATUS)); in sdhci_dumpregs()
2251 intmask = RD4(slot, SDHCI_INT_STATUS);
2261 WR4(slot, SDHCI_INT_STATUS, SDHCI_INT_TUNEERR);
2281 WR4(slot, SDHCI_INT_STATUS, intmask &
2287 WR4(slot, SDHCI_INT_STATUS, intmask & SDHCI_INT_CMD_MASK);
2292 WR4(slot, SDHCI_INT_STATUS, intmask & SDHCI_INT_DATA_MASK);
2301 WR4(slot, SDHCI_INT_STATUS, SDHCI_INT_ACMD12ERR);
2306 WR4(slot, SDHCI_INT_STATUS, SDHCI_INT_BUS_POWER);
2314 WR4(slot, SDHCI_INT_STATUS, intmask);
Dsdhci.h207 #define SDHCI_INT_STATUS 0x30 macro
/freebsd-12-stable/sys/arm/broadcom/bcm2835/
Dbcm2835_sdhci.c662 reg = bcm_sdhci_read_4(slot->bus, slot, SDHCI_INT_STATUS) & in bcm_sdhci_dma_intr()
667 bcm_sdhci_write_4(slot->bus, slot, SDHCI_INT_STATUS, in bcm_sdhci_dma_intr()
679 bcm_sdhci_write_4(slot->bus, slot, SDHCI_INT_STATUS, in bcm_sdhci_dma_intr()
Dbcm2835_sdhost.c971 case SDHCI_INT_STATUS: in bcm_sdhost_read_4()
1172 case SDHCI_INT_STATUS: in bcm_sdhost_write_4()
/freebsd-12-stable/sys/arm/nvidia/
Dtegra_sdhci.c214 RD4(sc, SDHCI_INT_STATUS); in tegra_sdhci_intr()