| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86MCTargetDesc.cpp | 155 {codeview::RegisterId::RBX, X86::RBX}, in initLLVMToSEHAndCVRegMapping()
633 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
645 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
682 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
718 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
754 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
755 return X86::RBX; in getX86SubSuperRegisterOrZero()
|
| D | X86AsmBackend.cpp | 1295 case X86::RBX: in PushInstrSize()
1315 X86::RBX, X86::R12, X86::R13, X86::R14, X86::R15, X86::RBP, 0 in getCompactUnwindRegNum()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| D | X86CallingConv.td | 427 CCIfType<[i64], CCAssignToReg<[RBX, RBP, RDI, RSI, RDX, RCX, R8, R9,
597 CCIfType<[i64], CCAssignToReg<[RBX, R12, RBP, R15,
698 CCAssignToReg<[R13, RBP, R12, RBX, R14, RSI, RDI, R8, R9, R15]>>,
1095 def CSR_64 : CalleeSavedRegs<(add RBX, R12, R13, R14, R15, RBP)>;
1103 def CSR_Win64_NoSSE : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12, R13, R14, R15)>;
1133 def CSR_64_MostRegs : CalleeSavedRegs<(add RBX, RCX, RDX, RSI, RDI, R8, R9, R10,
1148 def CSR_64_AllRegs_NoSSE : CalleeSavedRegs<(add RAX, RBX, RCX, RDX, RSI, RDI, R8, R9,
1159 def CSR_Win64_Intel_OCL_BI_AVX : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12,
1163 def CSR_Win64_Intel_OCL_BI_AVX512 : CalleeSavedRegs<(add RBX, RBP, RDI, RSI,
1175 def CSR_64_Intel_OCL_BI_AVX512 : CalleeSavedRegs<(add RBX, RSI, R14, R15,
[all …]
|
| D | X86ExpandPseudo.cpp | 440 TII->copyPhysReg(MBB, MBBI, DL, X86::RBX, InArg.getReg(), false); in ExpandMI()
447 TII->copyPhysReg(MBB, MBBI, DL, X86::RBX, SaveRbx, in ExpandMI()
545 TII->copyPhysReg(MBB, MBBI, DL, X86::RBX, SaveRbx, /*SrcIsKill*/ true); in ExpandMI()
|
| D | X86RegisterInfo.td | 172 def RBX : X86Reg<"rbx", 3, [EBX]>, DwarfRegNum<[3, -2, -2]>;
391 // List call-clobbered registers before callee-save registers. RBX, RBP, (and
437 RBX, R14, R15, R12, R13, RBP, RSP, RIP)>;
460 def GR64_ABCD : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RBX)>;
484 (add RAX, RCX, RDX, RSI, RDI, RBX, RBP, RSP, RIP)>;
|
| D | X86InstrSystem.td | 591 let Defs = [RSI, RDI], Uses = [RBX, RDX, RSI, RDI] in {
682 let Uses = [RAX, RBX, RCX, RDX], Defs = [RAX, RBX, RCX] in {
743 // RBX/RCX/RDX: Leaf-specific purpose."
750 let Uses = [RAX, RBX, RCX, RDX], Defs = [RAX, RBX, RCX, RDX, EFLAGS] in
|
| D | X86InstrCompiler.td | 859 let Defs = [RAX, RDX, EFLAGS], Uses = [RAX, RBX, RCX, RDX],
867 // This pseudo must be used when the frame uses RBX as
868 // the base pointer. Indeed, in such situation RBX is a reserved
871 // RBX that will happen when setting the arguments for the instrucion.
874 // defines RBX (instead of using RBX).
875 // The rationale is that we will define RBX during the expansion of
876 // the pseudo. The argument feeding RBX is rbx_input.
879 // save the value of RBX across the actual instruction.
885 // the value of RBX.
886 let Defs = [RAX, RDX, RBX, EFLAGS], Uses = [RAX, RCX, RDX],
[all …]
|
| D | X86RegisterInfo.cpp | 68 BasePtr = Use64BitReg ? X86::RBX : X86::EBX; in X86RegisterInfo()
|
| D | X86InstrInfo.td | 2231 let Defs = [RAX, RDX, EFLAGS], Uses = [RAX, RBX, RCX, RDX] in
|
| D | X86ISelLowering.cpp | 34479 (BasePtr == X86::RBX || BasePtr == X86::EBX)) { in EmitInstrWithCustomInserter()
34486 .addReg(X86::RBX); in EmitInstrWithCustomInserter()
34496 BuildMI(*BB, MI, DL, TII->get(TargetOpcode::COPY), X86::RBX) in EmitInstrWithCustomInserter()
34509 bool IsRBX = (BasePtr == X86::RBX || BasePtr == X86::EBX); in EmitInstrWithCustomInserter()
34535 .addReg(X86::RBX); in EmitInstrWithCustomInserter()
52402 case X86::RBX: in getRegForInlineAsmConstraint()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
| D | X86DisassemblerDecoder.h | 173 ENTRY(RBX) \
191 ENTRY(RBX) \
|
| /freebsd-12-stable/sys/amd64/amd64/ |
| D | bpf_jit_machdep.h | 45 #define RBX 3 macro
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/DebugInfo/CodeView/ |
| D | CodeViewRegisters.def | 221 CV_REGISTER(RBX, 329)
|