Home
last modified time | relevance | path

Searched refs:OutputArg (Results 1 – 25 of 61) sorted by relevance

123

/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
DMipsCCState.h52 void PreAnalyzeReturnForF128(const SmallVectorImpl<ISD::OutputArg> &Outs);
57 PreAnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
74 PreAnalyzeReturnForVectorFloat(const SmallVectorImpl<ISD::OutputArg> &Outs);
104 const SmallVectorImpl<ISD::OutputArg> &Outs, CCAssignFn Fn, in PreAnalyzeCallOperands()
114 AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
125 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
168 void PreAnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in PreAnalyzeReturn()
177 void AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn()
183 bool CheckReturn(const SmallVectorImpl<ISD::OutputArg> &ArgsFlags, in CheckReturn()
DMipsCCState.cpp99 const SmallVectorImpl<ISD::OutputArg> &Outs) { in PreAnalyzeReturnForF128()
121 const SmallVectorImpl<ISD::OutputArg> &Outs) { in PreAnalyzeReturnForVectorFloat()
123 ISD::OutputArg Out = Outs[i]; in PreAnalyzeReturnForVectorFloat()
144 const SmallVectorImpl<ISD::OutputArg> &Outs, in PreAnalyzeCallOperands()
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
DTargetCallingConv.h233 struct OutputArg { struct
249 OutputArg() = default; argument
250 OutputArg(ArgFlagsTy flags, EVT vt, EVT argvt, bool isfixed, in OutputArg() argument
DCallingConvLower.h294 void AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
300 bool CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
305 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
315 void AnalyzeArguments(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeArguments()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
DPPCCCState.h23 PreAnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs);
57 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
DPPCCCState.cpp17 const SmallVectorImpl<ISD::OutputArg> &Outs) { in PreAnalyzeCallOperands()
DPPCISelLowering.h1200 bool isVarArg, const SmallVectorImpl<ISD::OutputArg> &Outs,
1283 const SmallVectorImpl<ISD::OutputArg> &Outs,
1287 const SmallVectorImpl<ISD::OutputArg> &Outs,
1314 const SmallVectorImpl<ISD::OutputArg> &Outs,
1321 const SmallVectorImpl<ISD::OutputArg> &Outs,
1328 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/MSP430/
DMSP430ISelLowering.h144 const SmallVectorImpl<ISD::OutputArg> &Outs,
174 const SmallVectorImpl<ISD::OutputArg> &Outs,
178 const SmallVectorImpl<ISD::OutputArg> &Outs,
DMSP430ISelLowering.cpp441 const SmallVectorImpl<ISD::OutputArg> &Outs) { in AnalyzeVarArgs()
555 const SmallVectorImpl<ISD::OutputArg> &Outs) { in AnalyzeRetResult()
589 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs; in LowerCall()
726 const SmallVectorImpl<ISD::OutputArg> &Outs, in CanLowerReturn()
736 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn()
805 bool isTailCall, const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerCCCCallTo()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/XCore/
DXCoreISelLowering.h154 const SmallVectorImpl<ISD::OutputArg> &Outs,
221 const SmallVectorImpl<ISD::OutputArg> &Outs,
228 const SmallVectorImpl<ISD::OutputArg> &ArgsFlags,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Sparc/
DSparcISelLowering.h144 const SmallVectorImpl<ISD::OutputArg> &Outs,
149 const SmallVectorImpl<ISD::OutputArg> &Outs,
154 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARC/
DARCISelLowering.h105 const SmallVectorImpl<ISD::OutputArg> &Outs,
111 const SmallVectorImpl<ISD::OutputArg> &ArgsFlags,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
DLanaiISelLowering.h116 const SmallVectorImpl<ISD::OutputArg> &Outs,
144 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/
DCallingConvLower.cpp104 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in CheckReturn()
118 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn()
131 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AVR/
DAVRISelLowering.h161 const SmallVectorImpl<ISD::OutputArg> &Outs,
165 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.h115 const SmallVectorImpl<ISD::OutputArg> &Outs,
118 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/M68k/
DM68kISelLowering.h244 const SmallVectorImpl<ISD::OutputArg> &Outs,
271 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/VE/
DVEISelLowering.h83 const SmallVectorImpl<ISD::OutputArg> &ArgsFlags,
86 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
DRISCVISelLowering.h439 const SmallVectorImpl<ISD::OutputArg> &Outs,
442 const SmallVectorImpl<ISD::OutputArg> &Outs,
518 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/
DNVPTXISelLowering.h493 const SmallVectorImpl<ISD::OutputArg> &,
498 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
DSIISelLowering.h326 const SmallVectorImpl<ISD::OutputArg> &Outs,
330 const SmallVectorImpl<ISD::OutputArg> &Outs,
353 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/BPF/
DBPFISelLowering.h101 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
DHexagonISelLowering.h124 bool isCallerStructRet, const SmallVectorImpl<ISD::OutputArg> &Outs,
228 const SmallVectorImpl<ISD::OutputArg> &Outs,
232 const SmallVectorImpl<ISD::OutputArg> &Outs,
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
DSystemZCallingConv.h65 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/
DARMISelLowering.h919 const SmallVectorImpl<ISD::OutputArg> &Outs,
926 const SmallVectorImpl<ISD::OutputArg> &Outs,
930 const SmallVectorImpl<ISD::OutputArg> &Outs,

123