Searched refs:Ops0 (Results 1 – 4 of 4) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| D | MSP430ISelDAGToDAG.cpp | 362 SDValue Ops0[] = { N2, LD->getBasePtr(), LD->getChain() }; in tryIndexedBinOp() local
364 CurDAG->SelectNodeTo(Op, Opc, VT, MVT::i16, MVT::Other, Ops0); in tryIndexedBinOp()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Analysis/ |
| D | ConstantFolding.cpp | 1267 Constant *Ops0, Constant *Ops1, in ConstantFoldCompareInstOperands() argument
1280 if (auto *CE0 = dyn_cast<ConstantExpr>(Ops0)) { in ConstantFoldCompareInstOperands()
1347 return ConstantFoldCompareInstOperands(Predicate, Ops1, Ops0, DL, TLI); in ConstantFoldCompareInstOperands()
1350 return ConstantExpr::getCompare(Predicate, Ops0, Ops1); in ConstantFoldCompareInstOperands()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 30721 SmallVector<SDValue, 8> Ops0(NumConcats, DAG.getUNDEF(VT)); in ReplaceNodeResults() local
30722 Ops0[0] = N->getOperand(0); in ReplaceNodeResults()
30724 SDValue N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, ResVT, Ops0); in ReplaceNodeResults()
38138 SmallVector<SDValue, 2> Ops0; in combineTargetShuffle() local
38140 if (getTargetShuffleAndZeroables(Op0, TargetMask0, Ops0, KnownUndef0, in combineTargetShuffle()
38170 Op0 = Ops0[0]; in combineTargetShuffle()
38173 Op0 = Ops0[1]; in combineTargetShuffle()
43850 SmallVector<SDValue> Ops0, Ops1; in combineHorizOpWithShuffle() local
43853 getTargetShuffleInputs(BC0, Ops0, Mask0, DAG) && !isAnyZero(Mask0) && in combineHorizOpWithShuffle()
43855 all_of(Ops0, [](SDValue Op) { return Op.getValueSizeInBits() == 128; }); in combineHorizOpWithShuffle()
[all …]
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 11415 const SDValue Ops0[] = { in wrapAddr64Rsrc() local
11424 MVT::v2i32, Ops0), 0); in wrapAddr64Rsrc()
|