Home
last modified time | relevance | path

Searched refs:MOVN (Results 1 – 7 of 7) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
DMipsExpandPseudo.cpp311 unsigned LL, SC, SLT, SLTu, OR, MOVN, MOVZ, SELNEZ, SELEQZ; in expandAtomicBinOpSubword() local
322 MOVN = Mips::MOVN_I_MM; in expandAtomicBinOpSubword()
334 MOVN = Mips::MOVN_I_I; in expandAtomicBinOpSubword()
460 unsigned MOVIncr = IsMax ? MOVN : MOVZ; in expandAtomicBinOpSubword()
586 unsigned LL, SC, ZERO, BEQ, SLT, SLTu, OR, MOVN, MOVZ, SELNEZ, SELEQZ; in expandAtomicBinOp() local
596 MOVN = Mips::MOVN_I_MM; in expandAtomicBinOp()
611 MOVN = Mips::MOVN_I_I; in expandAtomicBinOp()
626 MOVN = Mips::MOVN_I64_I64; in expandAtomicBinOp()
746 unsigned MOVIncr = IsMax ? MOVN : MOVZ; in expandAtomicBinOp()
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
DAArch64Schedule.td20 def WriteImm : SchedWrite; // MOVN, MOVZ
DAArch64SchedA55.td63 def : WriteRes<WriteImm, [CortexA55UnitALU]> { let Latency = 3; } // MOVN, MOVZ
DAArch64SchedCyclone.td132 // MOVN,MOVZ,MOVK
DAArch64SchedFalkorDetails.td1234 def : InstRW<[FalkorWr_1XYZB_0cyc], (instregex "^MOVN(W|X)i$")>; // imm fwd
DAArch64InstrInfo.td1341 defm MOVN : MoveImmediate<0b00, "movn">;
1405 defm : movw_mov_alias<"MOVN", MOVNWi, GPR32, 32, 0>;
1406 defm : movw_mov_alias<"MOVN", MOVNWi, GPR32, 32, 16>;
1408 defm : movw_mov_alias<"MOVN", MOVNXi, GPR64, 64, 0>;
1409 defm : movw_mov_alias<"MOVN", MOVNXi, GPR64, 64, 16>;
1410 defm : movw_mov_alias<"MOVN", MOVNXi, GPR64, 64, 32>;
1411 defm : movw_mov_alias<"MOVN", MOVNXi, GPR64, 64, 48>;
/freebsd-12-stable/contrib/gcc/config/mips/
Dmips-ps-3d.md57 /* We can only support MOVN.PS and MOVZ.PS.
58 NOTE: MOVT.PS and MOVF.PS have different semantics from MOVN.PS and