Searched refs:DstMask (Results 1 – 3 of 3) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | R600ISelLowering.cpp | 1114 SDValue DstMask = DAG.getNode(ISD::SHL, DL, MVT::i32, Mask, ShiftAmt); in lowerPrivateTruncStore() local
1118 DstMask = DAG.getNOT(DL, DstMask, MVT::i32); in lowerPrivateTruncStore()
1121 Dst = DAG.getNode(ISD::AND, DL, MVT::i32, Dst, DstMask); in lowerPrivateTruncStore()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| D | RegisterCoalescer.cpp | 1496 LaneBitmask DstMask = TRI->getSubRegIndexLaneMask(NewIdx); in reMaterializeTrivialDef() local
1502 if ((SR.LaneMask & DstMask).none()) { in reMaterializeTrivialDef()
1672 LaneBitmask DstMask = TRI->getSubRegIndexLaneMask(DstSubIdx); in eliminateUndefCopy() local
1674 if ((SR.LaneMask & DstMask).none()) in eliminateUndefCopy()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 2160 static bool isBitfieldDstMask(uint64_t DstMask, const APInt &BitsToBeInserted, in isBitfieldDstMask() argument
2166 APInt SignificantDstMask = APInt(BitWidth, DstMask); in isBitfieldDstMask()
|