Home
last modified time | relevance | path

Searched refs:CHIP_REV_IS_FPGA (Results 1 – 13 of 13) sorted by relevance

/freebsd-12-stable/sys/dev/qlnx/qlnxe/
Decore.h834 #define CHIP_REV_IS_FPGA(_p_dev) \ macro
837 (CHIP_REV_IS_EMUL(_p_dev) || CHIP_REV_IS_FPGA(_p_dev))
Decore_dev.c2793 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_calc_hw_mode()
3201 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_link_init_bb()
3445 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_hw_init_port()
5434 if (CHIP_REV_IS_FPGA(p_dev)) { in ecore_get_num_funcs()
5455 if (CHIP_REV_IS_FPGA(p_dev)) in ecore_hw_info_port_num_bb()
5963 if (CHIP_REV_IS_FPGA(p_dev)) { in ecore_hw_prepare_single()
Decore_hw.c792 (CHIP_REV_IS_FPGA(p_hwfn->p_dev) ? in ecore_dmae_operation_wait()
Decore_int.c1885 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_int_igu_enable_int()
1917 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_int_igu_enable_attn()
Decore_vf.c1208 !CHIP_REV_IS_FPGA(p_hwfn->p_dev)); in ecore_vf_handle_vp_update_is_needed()
Decore_sriov.c2188 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_iov_vf_mbx_start_vport()
3008 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_iov_vp_update_tx_switch()
Decore_l2.c798 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_sp_vport_update()
Decore_mcp.c668 if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) in ecore_mcp_cmd_and_union()
Decore_dbg_fw_funcs.c1912 else if (CHIP_REV_IS_FPGA(p_hwfn->p_dev)) { in ecore_dbg_dev_init()
/freebsd-12-stable/sys/dev/bxe/
Decore_init_ops.h521 if (CHIP_REV_IS_FPGA(sc)) { in ecore_init_pxp_arb()
Dbxe.h1181 #define CHIP_REV_IS_FPGA(sc) \ macro
Dbxe_elink.c2620 if (CHIP_REV_IS_FPGA(sc)) { in elink_emac_enable()
7327 if (CHIP_REV_IS_FPGA(sc)) in elink_test_link()
14028 if (CHIP_REV_IS_FPGA(sc)) { in elink_phy_init()
14113 !CHIP_REV_IS_FPGA(sc)) { in elink_link_reset()
14631 if (CHIP_REV_IS_EMUL(sc) || CHIP_REV_IS_FPGA(sc)) in elink_common_init_phy()
Dbxe.c11955 if (CHIP_REV_IS_FPGA(sc)) { in bxe_link_status_update()
14663 if (CHIP_REV_IS_FPGA(sc)) { in bxe_set_modes_bitmap()
16851 if (CHIP_REV_IS_FPGA(sc)) { in bxe_int_mem_test()
17203 if (CHIP_REV_IS_FPGA(sc) && CHIP_IS_E1H(sc)) { in bxe_init_hw_common()
17332 (CHIP_REV_IS_FPGA(sc) ? 400 : 0); in bxe_init_hw_common()
17883 if (CHIP_REV_IS_FPGA(sc)) { in bxe_flr_clnup_poll_count()