Searched refs:AsmName (Results 1 – 9 of 9) sorted by relevance
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| D | CSKYRegisterInfo.td | 24 // Because CSKYFReg64 register have AsmName and AltNames that alias with their
36 let AsmName = subreg.AsmName;
44 let AsmName = subreg.AsmName;
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/VE/ |
| D | VERegisterInfo.td | 56 def AsmName : RegAltNameIndex;
101 let RegAltNameIndices = [AsmName] in {
162 } // RegAltNameIndices = [AsmName]
|
| /freebsd-12-stable/contrib/llvm-project/llvm/utils/TableGen/ |
| D | AsmWriterEmitter.cpp | 556 std::string &AsmName = AsmNames[i++]; in emitRegisterNameString() local
561 AsmName = std::string(Reg.TheDef->getValueAsString("AsmName")); in emitRegisterNameString()
562 if (AsmName.empty()) in emitRegisterNameString()
563 AsmName = std::string(Reg.getName()); in emitRegisterNameString()
582 AsmName = std::string(AltNames[Idx]); in emitRegisterNameString()
585 StringTable.add(AsmName); in emitRegisterNameString()
|
| D | CodeGenRegisters.cpp | 654 StringInit *AsmName = StringInit::get(""); in expand() local
660 AsmName = StringInit::get(RegNames[n]); in expand()
691 RV.setValue(AsmName); in expand()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| D | RISCVRegisterInfo.td | 29 let AsmName = subreg.AsmName;
33 // Because RISCVReg64 register have AsmName and AltNames that alias with their
41 let AsmName = subreg.AsmName;
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | VOP3Instructions.td | 1102 multiclass VOP3_F16_Real_gfx9<bits<10> op, string OpName, string AsmName> {
1106 let AsmString = AsmName # ps.AsmOperands;
1110 multiclass VOP3OpSel_F16_Real_gfx9<bits<10> op, string AsmName> {
1114 let AsmString = AsmName # ps.AsmOperands;
1118 multiclass VOP3Interp_F16_Real_gfx9<bits<10> op, string OpName, string AsmName> {
1122 let AsmString = AsmName # ps.AsmOperands;
1126 multiclass VOP3_Real_gfx9<bits<10> op, string AsmName> {
1130 let AsmString = AsmName # ps.AsmOperands;
|
| D | VOP2Instructions.td | 1455 multiclass VOP2be_Real_e32e64_vi_only <bits<6> op, string OpName, string AsmName> {
1460 let AsmString = AsmName # ps.AsmOperands;
1467 let AsmString = AsmName # ps.AsmOperands;
1475 let AsmString = AsmName # ps.AsmOperands;
1482 let AsmString = AsmName # ps.AsmOperands;
1489 multiclass VOP2be_Real_e32e64_gfx9 <bits<6> op, string OpName, string AsmName> {
1494 let AsmString = AsmName # ps.AsmOperands;
1501 let AsmString = AsmName # ps.AsmOperands;
1509 let AsmString = AsmName # ps.AsmOperands;
1516 let AsmString = AsmName # ps.AsmOperands;
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/VE/MCTargetDesc/ |
| D | VEInstPrinter.cpp | 40 unsigned AltIdx = VE::AsmName; in printRegName()
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/Target/ |
| D | Target.td | 133 string AsmName = n;
366 // the AsmName and Dwarf numbers are cleared.
|