Home
last modified time | relevance | path

Searched refs:AR9285_AN_RF2G3 (Results 1 – 6 of 6) sorted by relevance

/freebsd-12-stable/sys/dev/ath/ath_hal/ar9002/
Dar9285_cal.c101 OS_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_PDVCCOMP, 0); in ar9285_hw_pa_cal()
115 OS_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_PDVCCOMP, 1); in ar9285_hw_pa_cal()
118 OS_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_PDVCCOMP, reg_field); in ar9285_hw_pa_cal()
120 offs_0 = MS(OS_REG_READ(ah, AR9285_AN_RF2G3), AR9285_AN_RF2G3_PDVCCOMP); in ar9285_hw_pa_cal()
139 OS_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_PDVCCOMP, offs_0); in ar9285_hw_pa_cal()
Dar9285_reset.c301 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_OB_0, ob[0]); in ar9285SetBoardValues()
302 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_OB_1, ob[1]); in ar9285SetBoardValues()
303 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_OB_2, ob[2]); in ar9285SetBoardValues()
304 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_OB_3, ob[3]); in ar9285SetBoardValues()
305 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_OB_4, ob[4]); in ar9285SetBoardValues()
307 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_DB1_0, db1[0]); in ar9285SetBoardValues()
308 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_DB1_1, db1[1]); in ar9285SetBoardValues()
309 OS_A_REG_RMW_FIELD(ah, AR9285_AN_RF2G3, AR9285_AN_RF2G3_DB1_2, db1[2]); in ar9285SetBoardValues()
Dar9285an.h43 #define AR9285_AN_RF2G3 0x7828 macro
Dar9285phy.h47 #define AR9285_AN_RF2G3 0x7828 macro
/freebsd-12-stable/sys/contrib/dev/ath/ath_hal/ar9300/
Dar9300_reset.c3295 reg_val = OS_REG_READ(ah, AR9285_AN_RF2G3);
3302 OS_REG_WRITE(ah, AR9285_AN_RF2G3, reg_val);
3304 reg_val = OS_REG_READ(ah, AR9285_AN_RF2G3);
3339 reg_val = OS_REG_READ(ah, AR9285_AN_RF2G3);
3341 OS_REG_WRITE(ah, AR9285_AN_RF2G3, reg_val);
3360 reg_val = OS_REG_READ(ah, AR9285_AN_RF2G3);
3363 OS_REG_WRITE(ah, AR9285_AN_RF2G3, reg_val);
3368 reg_val = OS_REG_READ(ah, AR9285_AN_RF2G3);
3371 OS_REG_WRITE(ah, AR9285_AN_RF2G3, reg_val);
3394 reg_val = OS_REG_READ(ah, AR9285_AN_RF2G3);
[all …]
Dar9300reg.h1256 #define AR9285_AN_RF2G3 0x7828 macro