Home
last modified time | relevance | path

Searched refs:dcache_line_size (Results 1 – 11 of 11) sorted by relevance

/freebsd-11-stable/sys/arm/include/
HDcpu-v6.h414 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in icache_sync()
465 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in dcache_wb_pou()
494 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in dcache_inv_poc()
518 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in dcache_inv_poc_dma()
541 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in dcache_wb_poc()
559 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in dcache_wbinv_poc()
569 for ( ; va < eva; va += cpuinfo.dcache_line_size) { in dcache_wbinv_poc()
HDcpuinfo.h116 int dcache_line_size; member
/freebsd-11-stable/contrib/llvm-project/compiler-rt/lib/builtins/
HDclear_cache.c109 const size_t dcache_line_size = 4 << ((ctr_el0 >> 16) & 15); in __clear_cache()
110 for (addr = xstart & ~(dcache_line_size - 1); addr < xend; in __clear_cache()
111 addr += dcache_line_size) in __clear_cache()
/freebsd-11-stable/sys/arm/arm/
HDcpuinfo.c53 .dcache_line_size = 32,
189 cpuinfo.dcache_line_size = in cpuinfo_init()
194 cpuinfo.dcache_line_size = in cpuinfo_init()
199 cpuinfo.dcache_line_mask = cpuinfo.dcache_line_size - 1; in cpuinfo_init()
HDgenassym.c165 ASSYM(DCACHE_LINE_SIZE, offsetof(struct cpuinfo, dcache_line_size));
HDbusdma_machdep-v6.c63 #define BUSDMA_DCACHE_ALIGN cpuinfo.dcache_line_size
/freebsd-11-stable/sys/arm64/include/
HDcpufunc.h124 extern int64_t dcache_line_size;
/freebsd-11-stable/sys/arm64/arm64/
HDcpufunc_asm.S54 ldr x3, =dcache_line_size /* Load the D cache line size */
HDmachdep.c108 int64_t dcache_line_size; /* The minimum D cache line size */ variable
863 dcache_line_size = sizeof(int) << dcache_line_shift; in cache_setup()
869 idcache_line_size = MIN(dcache_line_size, icache_line_size); in cache_setup()
HDbusdma_bounce.c900 if (va & (dcache_line_size - 1)) in dma_preread_safe()
902 if ((va + size) & (dcache_line_size - 1)) in dma_preread_safe()
/freebsd-11-stable/sys/riscv/riscv/
HDmachdep.c113 int64_t dcache_line_size; /* The minimum D cache line size */ variable