Home
last modified time | relevance | path

Searched refs:X4 (Results 1 – 25 of 31) sorted by relevance

12

/freebsd-11-stable/crypto/openssl/crypto/seed/
HDseed_locl.h56 # define KEYSCHEDULE_UPDATE0(T0, T1, X1, X2, X3, X4, KC) \ argument
58 (X3) = (((X3)<<8) ^ ((X4)>>24)) & 0xffffffff; \
59 (X4) = (((X4)<<8) ^ ((T0)>>24)) & 0xffffffff; \
61 (T1) = ((X2) + (KC) - (X4)) & 0xffffffff
63 # define KEYSCHEDULE_UPDATE1(T0, T1, X1, X2, X3, X4, KC) \ argument
68 (T1) = ((X2) + (KC) - (X4)) & 0xffffffff
98 # define E_SEED(T0, T1, X1, X2, X3, X4, rbase) \ argument
100 (T1) = (X4) ^ (ks->data)[(rbase)+1]; \
/freebsd-11-stable/contrib/libstdc++/include/ext/
Dtypelist.h317 …LIBCXX_TYPELIST_CHAIN5(X0, X1, X2, X3, X4) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYPELIST_CHAIN4…
318 …BCXX_TYPELIST_CHAIN6(X0, X1, X2, X3, X4, X5) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYPELIST_CHAI…
319 …XX_TYPELIST_CHAIN7(X0, X1, X2, X3, X4, X5, X6) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYPELIST_CH…
320 …_TYPELIST_CHAIN8(X0, X1, X2, X3, X4, X5, X6, X7) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYPELIST_…
321 …YPELIST_CHAIN9(X0, X1, X2, X3, X4, X5, X6, X7, X8) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYPELIS…
322 …LIST_CHAIN10(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYPEL…
323 …T_CHAIN11(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10) __gnu_cxx::typelist::chain<X0, _GLIBCXX_TYP…
324 …CHAIN12(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11) __gnu_cxx::typelist::chain<X0, _GLIBCXX_…
325 …IN13(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12) __gnu_cxx::typelist::chain<X0, _GLIBCX…
326 …14(X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13) __gnu_cxx::typelist::chain<X0, _GLI…
[all …]
/freebsd-11-stable/contrib/llvm-project/compiler-rt/lib/xray/
HDxray_trampoline_AArch64.S22 STP X3, X4, [SP, #-16]!
49 LDP X3, X4, [SP], #16
69 STP X3, X4, [SP, #-16]!
89 LDP X3, X4, [SP], #16
109 STP X3, X4, [SP, #-16]!
140 LDP X3, X4, [SP], #16
/freebsd-11-stable/lib/libc/sparc64/fpu/
HDfpu.c99 #define X4(x) x,x,x,x macro
100 #define X8(x) X4(x),X4(x)
106 X4(FSR_UF),
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
HDAArch64CallingConvention.td93 [X0, X1, X2, X3, X4, X5, X6, X7]>>,
95 CCIfType<[i64], CCIfSplit<CCAssignToRegWithShadow<[X0, X2, X4, X6],
101 CCIfType<[i64], CCAssignToRegWithShadow<[X0, X1, X2, X3, X4, X5, X6, X7],
142 [X0, X1, X2, X3, X4, X5, X6, X7]>>,
143 CCIfType<[i64], CCAssignToRegWithShadow<[X0, X1, X2, X3, X4, X5, X6, X7],
210 [X0, X1, X2, X3, X4, X5, X6, X7]>>,
213 CCIfSplit<CCAssignToRegWithShadow<[X0, X1, X2, X3, X4, X5, X6],
218 CCIfType<[i64], CCAssignToRegWithShadow<[X0, X1, X2, X3, X4, X5, X6, X7],
311 [X0, X1, X2, X3, X4, X5, X6, X7]>>,
312 CCIfType<[i64], CCAssignToRegWithShadow<[X0, X1, X2, X3, X4, X5, X6, X7],
HDAArch64CallingConvention.cpp24 AArch64::X3, AArch64::X4, AArch64::X5,
/freebsd-11-stable/sys/crypto/skein/
HDskein_block.c268 u64b_t X0,X1,X2,X3,X4,X5,X6,X7; /* local copy of vars, for speed */ in Skein_512_Process_Block() local
273 Xptr[4] = &X4; Xptr[5] = &X5; Xptr[6] = &X6; Xptr[7] = &X7; in Skein_512_Process_Block()
305 X4 = w[4] + ks[4]; in Skein_512_Process_Block()
330 X4 += ks[((R)+5) % 9]; \ in Skein_512_Process_Block()
345 X4 += ks[r+(R)+4]; \ in Skein_512_Process_Block()
424 ctx->X[4] = X4 ^ w[4]; in Skein_512_Process_Block()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
HDPPCCallingConv.td82 CCIfType<[i64], CCAssignToReg<[X3, X4, X5, X6]>>,
83 CCIfType<[i128], CCAssignToReg<[X3, X4, X5, X6]>>,
138 CCIfType<[i64], CCAssignToReg<[X3, X4, X5, X6, X7, X8, X9, X10]>>,
154 CCIfType<[i64], CCAssignToReg<[X3, X4, X5, X6]>>,
155 CCIfType<[i128], CCAssignToReg<[X3, X4, X5, X6]>>,
HDPPCInstr64Bit.td1139 Defs = [X0,X4,X5,X6,X7,X8,X9,X10,X11,X12,LR8,CTR8,CR0,CR1,CR5,CR6,CR7] in
1148 Defs = [X0,X3,X4,X5,X6,X7,X8,X9,X10,X11,X12,LR8,CTR8,CR0,CR1,CR5,CR6,CR7]
1171 Defs = [X0,X4,X5,X6,X7,X8,X9,X10,X11,X12,LR8,CTR8,CR0,CR1,CR5,CR6,CR7] in
1180 Defs = [X0,X3,X4,X5,X6,X7,X8,X9,X10,X11,X12,LR8,CTR8,CR0,CR1,CR5,CR6,CR7]
/freebsd-11-stable/sys/crypto/aesni/
HDaesni_ghash.c164 __m128i X1, __m128i X2, __m128i X3, __m128i X4, __m128i *res) in reduce4() argument
176 H4_X4_lo = _mm_clmulepi64_si128(H4, X4, 0x00); in reduce4()
185 H4_X4_hi = _mm_clmulepi64_si128(H4, X4, 0x11); in reduce4()
204 tmp7 = _mm_shuffle_epi32(X4, 78); in reduce4()
206 tmp7 = _mm_xor_si128(tmp7, X4); in reduce4()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
HDRISCVCallingConv.td17 : CalleeSavedRegs<(add X1, X3, X4, X8, X9, (sequence "X%u", 18, 27))>;
HDRISCVRegisterInfo.cpp82 markSuperRegs(Reserved, RISCV::X4); // tp in getReservedRegs()
HDRISCVRegisterInfo.td53 def X4 : RISCVReg<4, "x4", ["tp"]>, DwarfRegNum<[4]>;
131 X1, X3, X4
HDRISCVISelLowering.cpp544 SDValue TPReg = DAG.getRegister(RISCV::X4, XLenVT); in getStaticTLSAddr()
560 SDValue TPReg = DAG.getRegister(RISCV::X4, XLenVT); in getStaticTLSAddr()
2626 .Case("{tp}", RISCV::X4) in getRegForInlineAsmConstraint()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/Utils/
HDAArch64BaseInfo.h35 case AArch64::X4: return AArch64::W4; in getWRegFromXReg()
75 case AArch64::W4: return AArch64::X4; in getXRegFromWReg()
/freebsd-11-stable/contrib/gcc/
HDconfig.build55 # Some versions of OSF4 (specifically X4.0-9 296.7) have
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/
HDRISCVMCCodeEmitter.cpp145 assert(TPReg.isReg() && TPReg.getReg() == RISCV::X4 && in expandAddTPRel()
/freebsd-11-stable/contrib/ntp/scripts/stats/
HDREADME.timecodes129 xx = 94 (unknown) (firmware revision X4.01.999 only)
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
HDAArch64MCTargetDesc.cpp101 {codeview::RegisterId::ARM64_X4, AArch64::X4}, in initLLVMToCVRegMapping()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
HDX86InstComments.cpp951 CASE_VSHUF(32X4, r) in EmitAnyX86InstComments()
956 CASE_VSHUF(32X4, m) in EmitAnyX86InstComments()
/freebsd-11-stable/contrib/gcc/config/ia64/
HDunwind-ia64.c1143 UNW_DEC_RESTORE_P(X4, qp, t, abreg, arg); in unw_decode_x4()
1145 UNW_DEC_SPILL_REG_P(X4, qp, t, abreg, x, ytreg, arg); in unw_decode_x4()
/freebsd-11-stable/contrib/binutils/etc/
HDChangeLog294 V4.* or X4.*
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/
HDRISCVAsmParser.cpp1783 if (Inst.getOperand(2).getReg() != RISCV::X4) { in checkPseudoAddTPRel()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
HDInstCombineCompares.cpp1925 Value *X1, *X2, *X3, *X4; in foldICmpOrConstant() local
1927 match(OrOp1, m_OneUse(m_Xor(m_Value(X3), m_Value(X4))))) { in foldICmpOrConstant()
1931 Value *Cmp34 = Builder.CreateICmp(Pred, X3, X4); in foldICmpOrConstant()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/
HDAArch64Disassembler.cpp418 AArch64::X0, AArch64::X1, AArch64::X2, AArch64::X3, AArch64::X4,

12