Home
last modified time | relevance | path

Searched refs:WriteSequence (Results 1 – 18 of 18) sorted by relevance

/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
HDPPCScheduleP9.td403 def P9_LoadAndALUOp_6C : WriteSequence<[P9_LS_4C, P9_ALU_2C]>;
404 def P9_LoadAndALUOp_7C : WriteSequence<[P9_LS_5C, P9_ALU_2C]>;
405 def P9_LoadAndALU2Op_7C : WriteSequence<[P9_LS_4C, P9_ALU_3C]>;
406 def P9_LoadAndALU2Op_8C : WriteSequence<[P9_LS_5C, P9_ALU_3C]>;
407 def P9_LoadAndPMOp_8C : WriteSequence<[P9_LS_5C, P9_PM_3C]>;
408 def P9_LoadAndLoadOp_8C : WriteSequence<[P9_LS_4C, P9_LS_4C]>;
409 def P9_IntDivAndALUOp_18C_8 : WriteSequence<[P9_DIV_16C_8, P9_ALU_2C]>;
410 def P9_IntDivAndALUOp_26C_8 : WriteSequence<[P9_DIV_24C_8, P9_ALU_2C]>;
411 def P9_IntDivAndALUOp_42C_8 : WriteSequence<[P9_DIV_40C_8, P9_ALU_2C]>;
412 def P9_StoreAndALUOp_3C : WriteSequence<[P9_LS_1C, P9_ALU_2C]>;
[all …]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
HDAArch64Schedule.td54 def WriteLDAdr : WriteSequence<[WriteAdr, WriteLD]>;
58 def WriteAdrAdr : WriteSequence<[WriteAdr, WriteAdr]>;
65 def WriteSTX : WriteSequence<[WriteST, WriteLD]>;
89 def WriteVLDShuffle : WriteSequence<[WriteVLD, WriteV]>;
90 def WriteVLDPairShuffle : WriteSequence<[WriteVLD, WriteV, WriteV]>;
93 def WriteVSTShuffle : WriteSequence<[WriteV, WriteVST]>;
94 def WriteVSTPairShuffle : WriteSequence<[WriteV, WriteV, WriteVST]>;
HDAArch64SchedCyclone.td356 def CyWriteCopyToFPR : WriteSequence<[WriteVLD, WriteV]>;
360 def CyWriteCopyToGPR : WriteSequence<[WriteLD, WriteI]>;
580 def CyWriteCvtToFPR : WriteSequence<[WriteVLD, CyWriteV4]>;
584 def CyWriteCvtToGPR : WriteSequence<[CyWriteV6, WriteLD]>;
HDAArch64SchedExynosM3.td420 def M3WriteVSTA : WriteSequence<[WriteVST], 2>;
421 def M3WriteVSTB : WriteSequence<[WriteVST], 3>;
422 def M3WriteVSTC : WriteSequence<[WriteVST], 4>;
HDAArch64SchedExynosM4.td424 def M4WriteVSTA : WriteSequence<[WriteVST], 2>;
425 def M4WriteVSTB : WriteSequence<[WriteVST], 3>;
426 def M4WriteVSTC : WriteSequence<[WriteVST], 4>;
HDAArch64SchedFalkorDetails.td1237 def : InstRW<[WriteSequence<[FalkorWr_1XYZ_1cyc, FalkorWr_1XYZ_1cyc]>],
1239 def : InstRW<[WriteSequence<[FalkorWr_1LD_3cyc, FalkorWr_1XYZ_1cyc]>],
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/
HDARMScheduleSwift.td80 def SwiftWriteP01OneCycle2x : WriteSequence<[SwiftWriteP01OneCycle], 2>;
81 def SwiftWriteP01OneCycle3x : WriteSequence<[SwiftWriteP01OneCycle], 3>;
105 def SwiftWrite#Num#xP2 : WriteSequence<[SwiftWriteP2], Num>;
107 def SwiftWriteP01OneCycle2x_load : WriteSequence<[SwiftWriteP01OneCycle,
173 def SwiftWriteP0TwoCycleTwoUops : WriteSequence<[SwiftWriteP0OneCycle], 2>;
513 def SwiftWriteSTM#NumAddr : WriteSequence<[SwiftWriteStIncAddr], NumAddr>;
586 def SwiftWrite#Num#xP1TwoCycle : WriteSequence<[SwiftWriteP1TwoCycle], Num>;
631 def : InstRW<[WriteSequence<[SwiftWriteP0FourCycle, SwiftWriteP1TwoCycle]>],
634 def : InstRW<[WriteSequence<[SwiftWriteP2FourCycle, SwiftWriteP1TwoCycle]>],
637 def : InstRW<[WriteSequence<[SwiftWriteP2FourCycle, SwiftWriteP0TwoCycle]>],
[all …]
HDARMScheduleA9.td1881 class A9WriteLMOpsListType<list<WriteSequence> writes> {
1882 list <WriteSequence> Writes = writes;
2039 def A9WriteCycle#NumCycles : WriteSequence<[A9WriteCycle1], NumCycles>;
2047 def A9WriteAdr#NumAddr : WriteSequence<[A9WriteAdr], NumAddr>;
2085 def A9WriteL#NumAddr : WriteSequence<
2087 def A9WriteL#NumAddr#Hi : WriteSequence<
2108 // they may need to be part of a WriteSequence that includes A9WriteIssue.
2145 def A9WriteLfp#NumAddr#Seq : WriteSequence<[A9WriteLfpOp], NumAddr>;
2150 def A9WriteLfp#NumAddr : WriteSequence<
2155 def A9WriteLfp#NumAddr#Mov : WriteSequence<
[all …]
HDARMScheduleA57.td260 WriteSequence<[A57Write_1cyc_1I, A57Write_1cyc_1I, A57Write_1cyc_1I]>;
262 WriteSequence<[A57Write_1cyc_1I, A57Write_1cyc_1I, A57Write_4cyc_1L]>;
HDARMScheduleR52.td457 def R52WriteISTM#NumAddr : WriteSequence<[R52WriteIStIncAddr], NumAddr>;
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/
HDMipsScheduleP5600.td532 // FIXME: This isn't quite right since the implementation of WriteSequence
535 def P5600WriteMoveGPRToFPU : WriteSequence<[P5600WriteMoveGPRToOtherUnits,
538 // FIXME: This isn't quite right since the implementation of WriteSequence
541 def P5600WriteMoveFPUToGPR : WriteSequence<[P5600WriteMoveFPUSToOtherUnits,
544 // FIXME: This isn't quite right since the implementation of WriteSequence
547 def P5600WriteStoreFPUS : WriteSequence<[P5600WriteMoveFPUSToOtherUnits,
550 // FIXME: This isn't quite right since the implementation of WriteSequence
553 def P5600WriteStoreFPUL : WriteSequence<[P5600WriteMoveFPULToOtherUnits,
556 // FIXME: This isn't quite right since the implementation of WriteSequence
559 def P5600WriteLoadFPU : WriteSequence<[P5600WriteLoadToOtherUnits,
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
HDSystemZSchedule.td29 def "WLat"#L#"LSU" : WriteSequence<[!cast<SchedWrite>("WLat"#L),
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/
HDX86Schedule.td128 def WriteCopy : WriteSequence<[WriteLoad, WriteStore]>; // mem->mem copy
133 def WriteALURMW : WriteSequence<[WriteALULd, WriteRMW]>;
134 def WriteADCRMW : WriteSequence<[WriteADCLd, WriteRMW]>;
184 def WriteBitTestSetImmRMW : WriteSequence<[WriteBitTestSetImmLd, WriteRMW]>;
185 def WriteBitTestSetRegRMW : WriteSequence<[WriteBitTestSetRegLd, WriteRMW]>;
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/Target/
HDTargetSchedule.td243 class WriteSequence<list<SchedWrite> writes, int rep = 1> : SchedWrite {
296 // by defining a WriteSequence, or simply listing extra writes in the
447 // SchedReadWrite type onto a WriteSequence, SchedWriteVariant, or
/freebsd-11-stable/sys/dev/mps/mpi/
HDmpi2.h163 U32 WriteSequence; /* 0x04 */ member
HDmpi2_history.txt80 * Added a sixth key value for the WriteSequence register
/freebsd-11-stable/sys/dev/mpr/mpi/
HDmpi2.h236 U32 WriteSequence; /* 0x04 */ member
HDmpi2_history.txt85 * Added a sixth key value for the WriteSequence register