Home
last modified time | relevance | path

Searched refs:SchedClass (Results 1 – 19 of 19) sorted by relevance

/freebsd-11-stable/contrib/llvm-project/llvm/lib/MC/
HDMCSchedule.cpp57 unsigned SchedClass) const { in computeInstrLatency()
58 const MCSchedClassDesc &SCDesc = *getSchedClassDesc(SchedClass); in computeInstrLatency()
70 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); in computeInstrLatency() local
71 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in computeInstrLatency()
77 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, CPUID); in computeInstrLatency()
78 SCDesc = getSchedClassDesc(SchedClass); in computeInstrLatency()
81 if (SchedClass) in computeInstrLatency()
113 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); in getReciprocalThroughput() local
114 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); in getReciprocalThroughput()
123 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, CPUID); in getReciprocalThroughput()
[all …]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
HDHexagonDepTimingClasses.h19 inline bool is_TC3x(unsigned SchedClass) { in is_TC3x() argument
20 switch (SchedClass) { in is_TC3x()
46 inline bool is_TC2early(unsigned SchedClass) { in is_TC2early() argument
47 switch (SchedClass) { in is_TC2early()
56 inline bool is_TC4x(unsigned SchedClass) { in is_TC4x() argument
57 switch (SchedClass) { in is_TC4x()
71 inline bool is_TC2(unsigned SchedClass) { in is_TC2() argument
72 switch (SchedClass) { in is_TC2()
100 inline bool is_TC1(unsigned SchedClass) { in is_TC1() argument
101 switch (SchedClass) { in is_TC1()
HDHexagonInstrInfo.cpp2154 unsigned SchedClass = MI.getDesc().getSchedClass(); in isEarlySourceInstr() local
2155 return is_TC4x(SchedClass) || is_TC3x(SchedClass); in isEarlySourceInstr()
2346 unsigned SchedClass = MI.getDesc().getSchedClass(); in isLateResultInstr() local
2347 return !is_TC1(SchedClass); in isLateResultInstr()
2595 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC1() local
2596 return is_TC1(SchedClass); in isTC1()
2600 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC2() local
2601 return is_TC2(SchedClass); in isTC2()
2605 unsigned SchedClass = MI.getDesc().getSchedClass(); in isTC2Early() local
2606 return is_TC2early(SchedClass); in isTC2Early()
[all …]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/
HDTargetSchedule.cpp135 unsigned SchedClass = MI->getDesc().getSchedClass(); in resolveSchedClass() local
136 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
146 SchedClass = STI->resolveSchedClass(SchedClass, MI, this); in resolveSchedClass()
147 SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
327 unsigned SchedClass = MI->getDesc().getSchedClass(); in computeReciprocalThroughput() local
328 return MCSchedModel::getReciprocalThroughput(SchedClass, in computeReciprocalThroughput()
340 unsigned SchedClass = TII->get(Opcode).getSchedClass(); in computeReciprocalThroughput() local
342 return MCSchedModel::getReciprocalThroughput(SchedClass, in computeReciprocalThroughput()
345 const MCSchedClassDesc &SCDesc = *SchedModel.getSchedClassDesc(SchedClass); in computeReciprocalThroughput()
HDMachinePipeliner.cpp917 unsigned SchedClass = Inst->getDesc().getSchedClass(); in minFuncUnits() local
921 make_range(InstrItins->beginStage(SchedClass), in minFuncUnits()
922 InstrItins->endStage(SchedClass))) { in minFuncUnits()
934 STI->getSchedModel().getSchedClassDesc(SchedClass); in minFuncUnits()
964 unsigned SchedClass = MI.getDesc().getSchedClass(); in calcCriticalResources() local
967 make_range(InstrItins->beginStage(SchedClass), in calcCriticalResources()
968 InstrItins->endStage(SchedClass))) { in calcCriticalResources()
977 STI->getSchedModel().getSchedClassDesc(SchedClass); in calcCriticalResources()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
HDSystemZHazardRecognizer.h122 if (!SU->SchedClass && SchedModel->hasInstrSchedModel()) in getSchedClass()
123 SU->SchedClass = SchedModel->resolveSchedClass(SU->getInstr()); in getSchedClass()
124 return SU->SchedClass; in getSchedClass()
HDSystemZScheduleZ196.td103 // resources that it needs. These will be combined into a SchedClass.
HDSystemZScheduleZEC12.td106 // resources that it needs. These will be combined into a SchedClass.
HDSystemZScheduleZ13.td122 // resources that it needs. These will be combined into a SchedClass.
HDSystemZScheduleZ15.td122 // resources that it needs. These will be combined into a SchedClass.
HDSystemZScheduleZ14.td122 // resources that it needs. These will be combined into a SchedClass.
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
HDScheduleDAGInstrs.h266 if (!SU->SchedClass && SchedModel.hasInstrSchedModel()) in getSchedClass()
267 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr()); in getSchedClass()
268 return SU->SchedClass; in getSchedClass()
HDTargetSubtargetInfo.h139 virtual unsigned resolveSchedClass(unsigned SchedClass, in resolveSchedClass() argument
HDScheduleDAG.h253 const MCSchedClassDesc *SchedClass = variable
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/MC/
HDMCInstrDesc.h194 unsigned short SchedClass; // enum identifying instr sched class variable
619 unsigned getSchedClass() const { return SchedClass; } in getSchedClass()
HDMCSchedule.h367 getReciprocalThroughput(unsigned SchedClass, const InstrItineraryData &IID);
HDMCSubtargetInfo.h214 resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, in resolveVariantSchedClass() argument
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
HDHexagonMCInstrInfo.cpp402 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getUnits() local
403 return ((II[SchedClass].FirstStage + HexagonStages)->getUnits()); in getUnits()
413 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); in getOtherReservedSlots() local
419 for (unsigned Stage = II[SchedClass].FirstStage + 1; in getOtherReservedSlots()
420 Stage < II[SchedClass].LastStage; ++Stage) { in getOtherReservedSlots()
/freebsd-11-stable/contrib/llvm-project/llvm/utils/TableGen/
HDSubtargetEmitter.cpp1319 const CodeGenSchedClass &SchedClass = SchedModels.getSchedClass(SCIdx); in EmitSchedClassTables() local
1320 OS << " {DBGFIELD(\"" << SchedClass.Name << "\") "; in EmitSchedClassTables()
1321 if (SchedClass.Name.size() < 18) in EmitSchedClassTables()
1322 OS.indent(18 - SchedClass.Name.size()); in EmitSchedClassTables()