Home
last modified time | relevance | path

Searched refs:GPR_64 (Results 1 – 8 of 8) sorted by relevance

/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/
HDMips64InstrInfo.td129 SLTI_FM<0xa>, GPR_64;
131 SLTI_FM<0xb>, GPR_64;
133 ADDI_FM<0xc>, GPR_64;
135 ADDI_FM<0xd>, GPR_64;
137 ADDI_FM<0xe>, GPR_64;
138 def LUi64 : LoadUpper<"lui", GPR64Opnd, uimm16_64_relaxed>, LUI_FM, GPR_64;
154 def SLT64 : SetCC_R<"slt", setlt, GPR64Opnd>, ADD_FM<0, 0x2a>, GPR_64;
155 def SLTu64 : SetCC_R<"sltu", setult, GPR64Opnd>, ADD_FM<0, 0x2b>, GPR_64;
157 GPR_64;
159 GPR_64;
[all …]
HDMipsCondMov.td112 ADD_FM<0, 0xa>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
114 ADD_FM<0, 0xa>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
116 ADD_FM<0, 0xa>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
124 ADD_FM<0, 0xb>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
126 ADD_FM<0, 0xb>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
128 ADD_FM<0, 0xb>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
135 CMov_I_F_FM<18, 16>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
142 CMov_I_F_FM<19, 16>, INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
159 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64, FGR_64;
162 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64, FGR_64;
[all …]
HDMips64r6InstrInfo.td156 def SELEQZ64 : SELEQZ_ENC, SELEQZ64_DESC, ISA_MIPS32R6, GPR_64;
157 def SELNEZ64 : SELNEZ_ENC, SELNEZ64_DESC, ISA_MIPS32R6, GPR_64;
168 def JIALC64 : JIALC_ENC, JIALC64_DESC, ISA_MIPS64R6, GPR_64;
169 def JIC64 : JIC_ENC, JIC64_DESC, ISA_MIPS64R6, GPR_64;
171 def BEQC64 : BEQC_ENC, BEQC64_DESC, ISA_MIPS64R6, GPR_64;
172 def BEQZC64 : BEQZC_ENC, BEQZC64_DESC, ISA_MIPS64R6, GPR_64;
173 def BGEC64 : BGEC_ENC, BGEC64_DESC, ISA_MIPS64R6, GPR_64;
174 def BGEUC64 : BGEUC_ENC, BGEUC64_DESC, ISA_MIPS64R6, GPR_64;
175 def BGTZC64 : BGTZC_ENC, BGTZC64_DESC, ISA_MIPS64R6, GPR_64;
176 def BLEZC64 : BLEZC_ENC, BLEZC64_DESC, ISA_MIPS64R6, GPR_64;
[all …]
HDMipsInstrFPU.td926 def : MipsPat<(f64 fpimm0), (DMTC1 ZERO_64)>, ISA_MIPS3, GPR_64, FGR_64;
927 def : MipsPat<(f64 fpimm0neg), (FNEG_D64 (DMTC1 ZERO_64))>, ISA_MIPS3, GPR_64,
HDMipsInstrInfo.td267 class GPR_64 { list<Predicate> GPRPredicates = [IsGP64bit]; }
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/
HDX86GenRegisterBankInfo.def58 INSTR_3OP(BREAKDOWN(PMI_GPR64, 1)) // 9: GPR_64
HDX86CallingConv.td31 list<Register> GPR_64 = [];
44 let GPR_64 = [RAX]; ///< Not actually used, but AssignToReg can't handle []
64 let GPR_64 = [RAX, RCX, RDX, RDI, RSI, R8, R9, R10, R11, R12, R14, R15];
71 let GPR_64 = [RAX, RCX, RDX, RDI, RSI, R8, R9, R12, R13, R14, R15];
91 CCIfType<[i64], CCAssignToReg<RC.GPR_64>>,
96 CCAssignToReg<RC.GPR_64>>>,
170 CCIfType<[i64], CCAssignToReg<RC.GPR_64>>,
175 CCAssignToReg<RC.GPR_64>>>,
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
HDPPCISelLowering.cpp4196 static const MCPhysReg GPR_64[] = { // 64-bit registers. in LowerFormalArguments_Darwin() local
4211 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; in LowerFormalArguments_Darwin()
6611 static const MCPhysReg GPR_64[] = { // 64-bit registers. in LowerCall_Darwin() local
6623 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; in LowerCall_Darwin()
6903 static const MCPhysReg GPR_64[] = {// 64-bit registers. in CC_AIX() local
6918 if (unsigned Reg = State.AllocateReg(IsPPC64 ? GPR_64 : GPR_32)) { in CC_AIX()
6948 if (unsigned Reg = State.AllocateReg(IsPPC64 ? GPR_64 : GPR_32)) { in CC_AIX()