Home
last modified time | relevance | path

Searched refs:FPOWI (Results 1 – 16 of 16) sorted by relevance

/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/IR/
HDConstrainedOps.def77 FUNCTION(powi, 2, 1, experimental_constrained_powi, FPOWI)
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
HDISDOpcodes.h640 FNEG, FABS, FSQRT, FCBRT, FSIN, FCOS, FPOWI, FPOW, enumerator
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
HDSelectionDAGDumper.cpp271 case ISD::FPOWI: return "fpowi"; in getOperationName()
HDLegalizeVectorTypes.cpp55 case ISD::FPOWI: R = ScalarizeVecRes_FPOWI(N); break; in ScalarizeVectorResult()
311 return DAG.getNode(ISD::FPOWI, SDLoc(N), in ScalarizeVecRes_FPOWI()
835 case ISD::FPOWI: SplitVecRes_FPOWI(N, Lo, Hi); break; in SplitVectorResult()
1180 Lo = DAG.getNode(ISD::FPOWI, dl, Lo.getValueType(), Lo, N->getOperand(1)); in SplitVecRes_FPOWI()
1181 Hi = DAG.getNode(ISD::FPOWI, dl, Hi.getValueType(), Hi, N->getOperand(1)); in SplitVecRes_FPOWI()
2775 case ISD::FPOWI: in WidenVectorResult()
HDLegalizeFloatTypes.cpp109 case ISD::FPOWI: R = SoftenFloatRes_FPOWI(N); break; in SoftenFloatResult()
1168 case ISD::FPOWI: ExpandFloatRes_FPOWI(N, Lo, Hi); break; in ExpandFloatResult()
2140 case ISD::FPOWI: R = PromoteFloatRes_FPOWI(N); break; in PromoteFloatResult()
HDLegalizeVectorOps.cpp422 case ISD::FPOWI: in LegalizeOp()
HDLegalizeDAG.cpp4041 case ISD::FPOWI: in ConvertNodeToLibcall()
4486 case ISD::FPOWI: { in PromoteNode()
HDLegalizeIntegerTypes.cpp1323 case ISD::FPOWI: Res = PromoteIntOp_FPOWI(N); break; in PromoteIntegerOperand()
HDSelectionDAG.cpp4147 case ISD::FPOWI: in isKnownNeverNaN()
HDSelectionDAGBuilder.cpp5461 return DAG.getNode(ISD::FPOWI, DL, LHS.getValueType(), LHS, RHS); in ExpandPowI()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/
HDTargetLoweringBase.cpp691 setOperationAction(ISD::FPOWI, VT, Expand); in initActions()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/
HDMipsSEISelLowering.cpp147 setOperationAction(ISD::FPOWI, MVT::f16, Promote); in MipsSETargetLowering()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
HDAArch64ISelLowering.cpp405 setOperationAction(ISD::FPOWI, MVT::f16, Promote); in AArch64TargetLowering()
406 setOperationAction(ISD::FPOWI, MVT::v4f16, Expand); in AArch64TargetLowering()
407 setOperationAction(ISD::FPOWI, MVT::v8f16, Expand); in AArch64TargetLowering()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
HDSIISelLowering.cpp8609 case ISD::FPOWI: in fp16SrcZerosHighBits()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
HDPPCISelLowering.cpp963 setOperationAction(ISD::FPOWI, MVT::f128, Expand); in PPCTargetLowering()
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/
HDARMISelLowering.cpp1411 setOperationAction(ISD::FPOWI, MVT::f16, Promote); in ARMTargetLowering()