Searched refs:DPR (Results 1 – 12 of 12) sorted by relevance
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| HD | ARMInstrVFP.td | 144 def VLDRD : ADI5<0b1101, 0b01, (outs DPR:$Dd), (ins addrmode5:$addr), 146 [(set DPR:$Dd, (f64 (alignedload32 addrmode5:$addr)))]>, 166 def VSTRD : ADI5<0b1101, 0b00, (outs), (ins DPR:$Dd, addrmode5:$addr), 168 [(alignedstore32 (f64 DPR:$Dd), addrmode5:$addr)]>, 370 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm), 372 [(set DPR:$Dd, (fadd DPR:$Dn, (f64 DPR:$Dm)))]>, 395 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm), 397 [(set DPR:$Dd, (fsub DPR:$Dn, (f64 DPR:$Dm)))]>, 420 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm), 422 [(set DPR:$Dd, (fdiv DPR:$Dn, (f64 DPR:$Dm)))]>, [all …]
|
| HD | ARMInstrNEON.td | 128 def VecListOneD : RegisterOperand<DPR, "printVectorListOne"> { 146 def VecListThreeD : RegisterOperand<DPR, "printVectorListThree"> { 155 def VecListFourD : RegisterOperand<DPR, "printVectorListFour"> { 173 def VecListThreeQ : RegisterOperand<DPR, "printVectorListThreeSpaced"> { 182 def VecListFourQ : RegisterOperand<DPR, "printVectorListFourSpaced"> { 192 def VecListOneDAllLanes : RegisterOperand<DPR, "printVectorListOneAllLanes"> { 221 def VecListThreeDAllLanes : RegisterOperand<DPR, 231 def VecListThreeQAllLanes : RegisterOperand<DPR, 241 def VecListFourDAllLanes : RegisterOperand<DPR, "printVectorListFourAllLanes"> { 250 def VecListFourQAllLanes : RegisterOperand<DPR, [all …]
|
| HD | ARMRegisterInfo.td | 404 def DPR : RegisterClass<"ARM", [f64, v8i8, v4i16, v2i32, v1i64, v2f32, v4f16], 64, 408 let AltOrders = [(rotl DPR, 16), 409 (add (decimate (rotl DPR, 16), 2), (rotl DPR, 16))]; 413 let DiagnosticType = "DPR"; 419 def FPWithVPR : RegisterClass<"ARM", [f32], 32, (add SPR, DPR, VPR)> { 423 // Subset of DPR that are accessible with VFP2 (and so that also have 426 (trunc DPR, 16)> { 430 // Subset of DPR which can be used as a source of NEON scalars for 16-bit 433 (trunc DPR, 8)> { 471 [(decimate (shl DPR, 1), 2), [all …]
|
| HD | ARMRegisterBanks.td | 13 def FPRRegBank : RegisterBank<"FPRB", [HPR, SPR, DPR, QPR]>;
|
| HD | ARMInstrMVE.td | 1542 def : Pat<(insertelt (v2f64 MQPR:$src1), DPR:$src2, imm:$lane), 1543 …(INSERT_SUBREG (v2f64 (COPY_TO_REGCLASS MQPR:$src1, MQPR)), DPR:$src2, (DSubReg_f64_reg imm:$lane)…
|
| /freebsd-11-stable/sys/dev/bktr/ |
| HD | bktr_os.c | 168 #define DPR(x) (bktr_debug ? printf x : 0) macro 170 #define DPR(x) macro 1019 DPR(("pci_mapreg_map: memt %x, memh %x, size %x\n", in bktr_attach()
|
| /freebsd-11-stable/sys/dev/aic7xxx/ |
| HD | aic7xxx_pci.c | 674 #define DPR 0x01 macro 2050 if (status1 & DPR) { in ahc_pci_intr() 2059 if ((status1 & (DPE|SSE|RMA|RTA|STA|DPR)) == 0) { in ahc_pci_intr()
|
| HD | aic79xx.reg | 1096 field DPR 0x01 1113 field DPR 0x01 1129 field DPR 0x01 1146 field DPR 0x01 1162 field DPR 0x01 1177 field DPR 0x01
|
| HD | aic79xx_pci.c | 782 #define DPR 0x01 macro
|
| HD | aic79xx_reg.h | 3313 #define DPR 0x01 macro
|
| /freebsd-11-stable/sys/dev/sym/ |
| HD | sym_defs.h | 477 #define DPR 0x01 /* Disable Pipe Req */ macro
|
| HD | sym_hipd.c | 3226 np->rv_ccntl0 |= DPR; in sym_init()
|