Home
last modified time | relevance | path

Searched refs:CP15_CSSELR (Results 1 – 4 of 4) sorted by relevance

/freebsd-11-stable/sys/arm/arm/
HDcpu_asm-v6.S63 mcr CP15_CSSELR(r0) /* set cache level */
93 mrc CP15_CSSELR(r0) /* get cache level */
99 mcr CP15_CSSELR(r0)
118 mcr CP15_CSSELR(r0) /* set cache level */
148 mrc CP15_CSSELR(r0) /* get cache level */
154 mcr CP15_CSSELR(r0)
171 1: mcr CP15_CSSELR(r0) /* set cache level */
201 mrc CP15_CSSELR(r0) /* get cache level */
211 mcr CP15_CSSELR(r0)
HDcpufunc_asm_armv7.S317 mcr CP15_CSSELR(r0) @ set cache level to L1
/freebsd-11-stable/sys/arm/include/
HDsysreg.h90 #define CP15_CSSELR(rr) p15, 2, rr, c0, c0, 0 /* Cache Size Selection Register */ macro
HDcpu-v6.h200 _WF1(cp15_csselr_set, CP15_CSSELR(%0)) in _WF0()