Home
last modified time | relevance | path

Searched refs:CLD (Results 1 – 10 of 10) sorted by relevance

/freebsd-11-stable/contrib/binutils/opcodes/
HDmips-opc.c37 #define CLD INSN_COPROC_MEMORY_DELAY macro
708 {"ldc1", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, 0, I2 },
709 {"ldc1", "E,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, 0, I2 },
712 {"l.d", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, 0, I2 }, /* ldc1 */
715 {"ldc2", "E,o(b)", 0xd8000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I2 },
717 {"ldc3", "E,o(b)", 0xdc000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I2 },
741 {"lwc0", "E,o(b)", 0xc0000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I1 },
743 {"lwc1", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, 0, I1 },
744 {"lwc1", "E,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, 0, I1 },
747 {"l.s", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, 0, I1 }, /* lwc1 */
[all …]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/
HDX86ScheduleZnver2.td744 // CLD STD.
745 def : InstRW<[WriteALU], (instrs STD, CLD)>;
HDX86ScheduleZnver1.td744 // CLD STD.
745 def : InstRW<[WriteALU], (instrs STD, CLD)>;
HDX86ScheduleAtom.td578 def : InstRW<[AtomWrite01_3], (instrs CLD, LDDQUrm,
HDX86SchedBroadwell.td798 def: InstRW<[BWWriteResGroup34], (instregex "CLD")>;
HDX86SchedSkylakeClient.td814 def: InstRW<[SKLWriteResGroup40], (instregex "CLD")>;
HDX86SchedHaswell.td1269 def: InstRW<[HWWriteResGroup58], (instregex "CLD")>;
HDX86FrameLowering.cpp1499 BuildMI(MBB, MBBI, DL, TII.get(X86::CLD)) in emitPrologue()
HDX86SchedSkylakeServer.td875 def: InstRW<[SKXWriteResGroup42], (instregex "CLD")>;
HDX86InstrInfo.td2232 def CLD : I<0xFC, RawFrm, (outs), (ins), "cld", []>;