Home
last modified time | relevance | path

Searched refs:t4_write_reg (Results 1 – 6 of 6) sorted by relevance

/freebsd-10-stable/sys/dev/cxgbe/common/
Dt4_hw.c100 t4_write_reg(adapter, addr, v | val); in t4_set_reg_field()
121 t4_write_reg(adap, addr_reg, start_idx); in t4_read_indirect()
144 t4_write_reg(adap, addr_reg, start_idx++); in t4_write_indirect()
145 t4_write_reg(adap, data_reg, *vals++); in t4_write_indirect()
172 t4_write_reg(adap, A_PCIE_CFG_SPACE_REQ, req); in t4_hw_pci_read_cfg4()
181 t4_write_reg(adap, A_PCIE_CFG_SPACE_REQ, 0); in t4_hw_pci_read_cfg4()
369 t4_write_reg(adap, ctl_reg, F_MBMSGVALID | V_MBOWNER(X_MBOWNER_FW)); in t4_wr_mbox_meat_timeout()
400 t4_write_reg(adap, ctl_reg, in t4_wr_mbox_meat_timeout()
409 t4_write_reg(adap, ctl_reg, V_MBOWNER(X_MBOWNER_NONE)); in t4_wr_mbox_meat_timeout()
533 t4_write_reg(adap, mc_bist_cmd_addr_reg, addr & ~0x3fU); in t4_mc_read()
[all …]
/freebsd-10-stable/sys/dev/cxgbe/
Dt4_netmap.c209 t4_write_reg(sc, sc->sge_gts_reg, in alloc_nm_rxq_hwq()
369 t4_write_reg(sc, sc->sge_kdoorbell_reg, in cxgbe_netmap_on()
542 t4_write_reg(sc, sc->sge_kdoorbell_reg, in ring_nm_txq_db()
825 t4_write_reg(sc, sc->sge_kdoorbell_reg, in cxgbe_netmap_rxsync()
834 t4_write_reg(sc, sc->sge_kdoorbell_reg, in cxgbe_netmap_rxsync()
998 t4_write_reg(sc, sc->sge_kdoorbell_reg, in t4_nm_intr()
1005 t4_write_reg(sc, sc->sge_gts_reg, in t4_nm_intr()
1016 t4_write_reg(sc, sc->sge_kdoorbell_reg, in t4_nm_intr()
1021 t4_write_reg(sc, sc->sge_gts_reg, V_CIDXINC(n) | in t4_nm_intr()
Dt4_sge.c557 t4_write_reg(sc, A_SGE_HOST_PAGE_SIZE, v); in t4_tweak_chip_settings()
562 t4_write_reg(sc, A_SGE_FL_BUFFER_SIZE0 + (4 * i), in t4_tweak_chip_settings()
568 t4_write_reg(sc, A_SGE_INGRESS_RX_THRESHOLD, v); in t4_tweak_chip_settings()
590 t4_write_reg(sc, A_SGE_TIMER_VALUE_0_AND_1, v); in t4_tweak_chip_settings()
593 t4_write_reg(sc, A_SGE_TIMER_VALUE_2_AND_3, v); in t4_tweak_chip_settings()
596 t4_write_reg(sc, A_SGE_TIMER_VALUE_4_AND_5, v); in t4_tweak_chip_settings()
609 t4_write_reg(sc, A_ULP_RX_TDDP_PSZ, v); in t4_tweak_chip_settings()
1337 t4_write_reg(sc, MYPF_REG(A_PCIE_PF_CLI), 0); in t4_intr_err()
1514 t4_write_reg(sc, sc->sge_gts_reg, in service_iq()
1574 t4_write_reg(sc, sc->sge_gts_reg, V_CIDXINC(ndescs) | in service_iq()
[all …]
Dt4_vf.c808 t4_write_reg(sc, VF_MPS_REG(reg), 0); in t4_clr_vi_stats()
847 t4_write_reg(sc, edata->addr, (uint32_t) edata->val); in t4vf_ioctl()
Dt4_main.c2220 t4_write_reg(sc, A_SGE_STAT_CFG, in t4_map_bar_2()
2278 t4_write_reg(sc, in setup_memwin()
2316 t4_write_reg(sc, reg, mw->mw_curpos | pf); in position_memwin()
2356 t4_write_reg(sc, mw->mw_base + addr - in rw_via_memwin()
4032 t4_write_reg(sc, is_t4(sc) ? A_MPS_TRC_RSS_CONTROL : in cxgbe_init_synchronized()
4697 t4_write_reg(sc, A_PL_INDIR_CMD, V_PL_AUTOINC(1) | in read_vf_stat()
4739 t4_write_reg(sc, A_PL_INDIR_CMD, V_PL_AUTOINC(1) | in t4_clr_vi_stats()
4744 t4_write_reg(sc, A_PL_INDIR_DATA, 0); in t4_clr_vi_stats()
7142 t4_write_reg(sc, A_MPS_CLS_TCAM_DATA2_CTL, ctl); in sysctl_mps_tcam_t6()
7163 t4_write_reg(sc, A_MPS_CLS_TCAM_DATA2_CTL, ctl); in sysctl_mps_tcam_t6()
[all …]
Dadapter.h950 t4_write_reg(struct adapter *sc, uint32_t reg, uint32_t val) in t4_write_reg() function