Home
last modified time | relevance | path

Searched refs:sq_config (Results 1 – 10 of 10) sorted by relevance

/freebsd-10-stable/sys/dev/drm2/radeon/
Devergreen_blit_kms.c283 u32 sq_config, sq_gpr_resource_mgmt_1, sq_gpr_resource_mgmt_2, sq_gpr_resource_mgmt_3; in set_default_state() local
520 sq_config = 0; in set_default_state()
522 sq_config = VC_ENABLE; in set_default_state()
524 sq_config |= (EXPORT_SRC_C | in set_default_state()
566 radeon_ring_write(ring, sq_config); in set_default_state()
Dr600_blit.c321 u32 sq_config, sq_gpr_resource_mgmt_1, sq_gpr_resource_mgmt_2; in set_default_state() local
447 sq_config = 0; in set_default_state()
449 sq_config = R600_VC_ENABLE; in set_default_state()
451 sq_config |= (R600_DX9_CONSTS | in set_default_state()
486 OUT_RING(sq_config); in set_default_state()
Dr600_blit_kms.c286 u32 sq_config, sq_gpr_resource_mgmt_1, sq_gpr_resource_mgmt_2; in set_default_state() local
413 sq_config = 0; in set_default_state()
415 sq_config = VC_ENABLE; in set_default_state()
417 sq_config |= (DX9_CONSTS | in set_default_state()
453 radeon_ring_write(ring, sq_config); in set_default_state()
Dr600_cp.c755 u32 sq_config; in r600_gfx_init() local
988 sq_config = RADEON_READ(R600_SQ_CONFIG); in r600_gfx_init()
989 sq_config &= ~(R600_PS_PRIO(3) | in r600_gfx_init()
993 sq_config |= (R600_DX9_CONSTS | in r600_gfx_init()
1019 sq_config &= ~R600_VC_ENABLE; in r600_gfx_init()
1065 RADEON_WRITE(R600_SQ_CONFIG, sq_config); in r600_gfx_init()
1382 u32 sq_config; in r700_gfx_init() local
1673 sq_config = RADEON_READ(R600_SQ_CONFIG); in r700_gfx_init()
1674 sq_config &= ~(R600_PS_PRIO(3) | in r700_gfx_init()
1678 sq_config |= (R600_DX9_CONSTS | in r700_gfx_init()
[all …]
Drv770.c385 u32 sq_config; in rv770_gpu_init() local
686 sq_config = RREG32(SQ_CONFIG); in rv770_gpu_init()
687 sq_config &= ~(PS_PRIO(3) | in rv770_gpu_init()
691 sq_config |= (DX9_CONSTS | in rv770_gpu_init()
700 sq_config &= ~VC_ENABLE; in rv770_gpu_init()
702 WREG32(SQ_CONFIG, sq_config); in rv770_gpu_init()
Dr600_cs.c57 u32 sq_config; member
317 track->sq_config = DX9_CONSTS; in r600_cs_track_init()
1158 track->sq_config = radeon_get_ib_value(p, idx); in r600_cs_check_reg()
2153 if (track->sq_config & DX9_CONSTS) { in r600_packet3_check()
Devergreen.c1814 u32 sq_config; in evergreen_gpu_init() local
2223 sq_config = RREG32(SQ_CONFIG); in evergreen_gpu_init()
2224 sq_config &= ~(PS_PRIO(3) | in evergreen_gpu_init()
2228 sq_config |= (VC_ENABLE | in evergreen_gpu_init()
2242 sq_config &= ~VC_ENABLE; in evergreen_gpu_init()
2284 WREG32(SQ_CONFIG, sq_config); in evergreen_gpu_init()
Dr600.c1533 u32 sq_config; in r600_gpu_init() local
1746 sq_config = RREG32(SQ_CONFIG); in r600_gpu_init()
1747 sq_config &= ~(PS_PRIO(3) | in r600_gpu_init()
1751 sq_config |= (DX9_CONSTS | in r600_gpu_init()
1777 sq_config &= ~VC_ENABLE; in r600_gpu_init()
1823 WREG32(SQ_CONFIG, sq_config); in r600_gpu_init()
/freebsd-10-stable/sys/dev/drm/
Dr600_blit.c1470 u32 sq_config, sq_gpr_resource_mgmt_1, sq_gpr_resource_mgmt_2; in set_default_state() local
1596 sq_config = 0; in set_default_state()
1598 sq_config = R600_VC_ENABLE; in set_default_state()
1600 sq_config |= (R600_DX9_CONSTS | in set_default_state()
1637 OUT_RING(sq_config); in set_default_state()
Dr600_cp.c678 u32 sq_config; in r600_gfx_init() local
896 sq_config = RADEON_READ(R600_SQ_CONFIG); in r600_gfx_init()
897 sq_config &= ~(R600_PS_PRIO(3) | in r600_gfx_init()
901 sq_config |= (R600_DX9_CONSTS | in r600_gfx_init()
927 sq_config &= ~R600_VC_ENABLE; in r600_gfx_init()
973 RADEON_WRITE(R600_SQ_CONFIG, sq_config); in r600_gfx_init()
1223 u32 sq_config; in r700_gfx_init() local
1484 sq_config = RADEON_READ(R600_SQ_CONFIG); in r700_gfx_init()
1485 sq_config &= ~(R600_PS_PRIO(3) | in r700_gfx_init()
1489 sq_config |= (R600_DX9_CONSTS | in r700_gfx_init()
[all …]