Searched refs:isLogicalImm (Results 1 – 6 of 6) sorted by relevance
| /freebsd-10-stable/contrib/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 417 template<unsigned RegWidth> bool isLogicalImm() const { in isLogicalImm() function in __anon1dcd30fa0211::AArch64Operand 424 return A64Imms::isLogicalImm(RegWidth, CE->getValue(), Bits); in isLogicalImm() 428 if (!isLogicalImm<RegWidth>()) return false; in isLogicalImmMOV() 1043 A64Imms::isLogicalImm(RegWidth, CE->getValue(), Bits); in addLogicalImmOperands()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/AArch64/Utils/ |
| D | AArch64BaseInfo.h | 1121 bool isLogicalImm(unsigned RegWidth, uint64_t Imm, uint32_t &Bits);
|
| D | AArch64BaseInfo.cpp | 946 bool A64Imms::isLogicalImm(unsigned RegWidth, uint64_t Imm, uint32_t &Bits) { in isLogicalImm() function in A64Imms
|
| /freebsd-10-stable/contrib/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 223 if (!A64Imms::isLogicalImm(RegWidth, CN->getZExtValue(), Bits)) in SelectLogicalImm() 253 } else if (A64Imms::isLogicalImm(DestWidth, BitPat, LogicalBits)) { in TrySelectToMoveImm()
|
| D | AArch64ISelLowering.cpp | 4449 if (A64Imms::isLogicalImm(32, CVal, Bits)) in LowerAsmOperandForConstraint() 4453 if (A64Imms::isLogicalImm(64, CVal, Bits)) in LowerAsmOperandForConstraint()
|
| D | AArch64InstrInfo.td | 3647 let PredicateMethod = "isLogicalImm" # note # "<" # size # ">";
|