| /freebsd-10-stable/contrib/llvm/lib/Target/R600/ |
| D | SIInstrFormats.td | 71 let hasSideEffects = 0; 90 let hasSideEffects = 0; 108 let hasSideEffects = 0; 125 let hasSideEffects = 0; 143 let hasSideEffects = 0; 184 let hasSideEffects = 0; 204 let hasSideEffects = 0; 234 let hasSideEffects = 0; 262 let hasSideEffects = 0; 281 let hasSideEffects = 0;
|
| D | SIInstructions.td | 74 let hasSideEffects = 1, Uses = [EXEC], Defs = [EXEC] in { 85 } // End hasSideEffects = 1 164 let hasSideEffects = 1, Defs = [EXEC] in { 183 } // End hasSideEffects = 1, Defs = [EXEC] 202 let hasSideEffects = 1, Defs = [EXEC] in { 221 } // End hasSideEffects = 1, Defs = [EXEC] 240 let hasSideEffects = 1, Defs = [EXEC] in { 259 } // End hasSideEffects = 1, Defs = [EXEC] 278 let hasSideEffects = 1, Defs = [EXEC] in { 297 } // End hasSideEffects = 1, Defs = [EXEC] [all …]
|
| D | R600Instructions.td | 84 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in { 213 } // End mayLoad = 1, mayStore = 0, hasSideEffects = 0 766 let hasSideEffects = 1 in { 770 } // end hasSideEffects 837 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in { 872 } // End mayLoad = 0, mayStore = 0, hasSideEffects = 0 991 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in { 1007 } // End mayLoad = 0, mayStore = 0, hasSideEffects = 0 1548 let hasSideEffects = 1 in { 2070 let mayLoad = 0, mayStore = 0, hasSideEffects = 1 in { [all …]
|
| D | AMDILInstrInfo.td | 114 let hasSideEffects = 0;
|
| /freebsd-10-stable/contrib/llvm/lib/IR/ |
| D | InlineAsm.cpp | 29 StringRef Constraints, bool hasSideEffects, in get() argument 31 InlineAsmKeyType Key(AsmString, Constraints, hasSideEffects, isAlignStack, in get() 38 const std::string &constraints, bool hasSideEffects, in InlineAsm() argument 42 HasSideEffects(hasSideEffects), IsAlignStack(isAlignStack), in InlineAsm()
|
| D | ConstantsContext.h | 354 StringRef Constraints, bool hasSideEffects, 357 has_side_effects(hasSideEffects), is_align_stack(isAlignStack), 508 Asm->hasSideEffects(), Asm->isAlignStack(),
|
| /freebsd-10-stable/contrib/llvm/tools/clang/lib/ARCMigrate/ |
| D | TransEmptyStatementsAndDealloc.cpp | 104 if (hasSideEffects(condE, Ctx)) in VisitIfStmt() 118 if (hasSideEffects(condE, Ctx)) in VisitWhileStmt() 128 if (hasSideEffects(condE, Ctx)) in VisitDoStmt() 138 if (hasSideEffects(Exp, Ctx)) in VisitObjCForCollectionStmt()
|
| D | Transforms.h | 180 bool hasSideEffects(Expr *E, ASTContext &Ctx);
|
| D | Transforms.cpp | 174 bool trans::hasSideEffects(Expr *E, ASTContext &Ctx) { in hasSideEffects() function in trans 191 return hasSideEffects(ME->getInstanceReceiver(), Ctx); in hasSideEffects()
|
| D | TransRetainReleaseDealloc.cpp | 153 if (!hasSideEffects(rec, Pass.Ctx)) { in VisitObjCMessageExpr()
|
| D | TransUnbridgedCasts.cpp | 316 if (!hasSideEffects(E, Pass.Ctx)) { in removeBlockReleaseMacro()
|
| /freebsd-10-stable/contrib/llvm/include/llvm/IR/ |
| D | InlineAsm.h | 56 const std::string &Constraints, bool hasSideEffects, 68 StringRef Constraints, bool hasSideEffects, 72 bool hasSideEffects() const { return HasSideEffects; }
|
| /freebsd-10-stable/contrib/llvm/utils/TableGen/ |
| D | CodeGenDAGPatterns.cpp | 2469 bool hasSideEffects; member in InstAnalyzer 2476 : CDP(cdp), hasSideEffects(false), mayStore(false), mayLoad(false), in InstAnalyzer() 2490 if (hasSideEffects || mayLoad || mayStore || isVariadic) in IsNodeBitcast() 2522 if (CP.hasProperty(SDNPSideEffect)) hasSideEffects = true; in AnalyzeNode() 2544 if (OpInfo.hasProperty(SDNPSideEffect)) hasSideEffects = true; in AnalyzeNode() 2557 hasSideEffects = true; in AnalyzeNode() 2573 if (InstInfo.hasSideEffects != PatInfo.hasSideEffects && in InferFromPattern() 2578 if (!InstInfo.hasSideEffects) { in InferFromPattern() 2581 Twine(InstInfo.hasSideEffects)); in InferFromPattern() 2602 InstInfo.hasSideEffects |= PatInfo.hasSideEffects; in InferFromPattern() [all …]
|
| D | CodeGenInstruction.h | 242 bool hasSideEffects; variable
|
| D | CodeGenInstruction.cpp | 320 hasSideEffects = R->getValueAsBitOrUnset("hasSideEffects", in CodeGenInstruction() 332 if (neverHasSideEffects + hasSideEffects > 1) in CodeGenInstruction()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/X86/ |
| D | X86InstrControl.td | 52 let hasSideEffects = 0 in 57 let hasSideEffects = 0 in 65 let hasSideEffects = 0 in 91 let isBranch = 1, isTerminator = 1, hasSideEffects = 0, SchedRW = [WriteJump] in {
|
| D | X86InstrFMA.td | 223 let isCodeGenOnly = 1, hasSideEffects = 0 in 298 let isCodeGenOnly = 1, hasSideEffects = 0 in {
|
| D | X86InstrArithmetic.td | 295 let hasSideEffects = 1 in { // so that we don't speculatively execute 367 } // hasSideEffects = 0 755 let hasSideEffects = 0; 770 let hasSideEffects = 0; 997 let hasSideEffects = 0; 1350 let hasSideEffects = 0, Predicates = [HasADX], Defs = [EFLAGS] in { 1375 let hasSideEffects = 0, Predicates = [HasADX], Defs = [EFLAGS] in {
|
| /freebsd-10-stable/contrib/llvm/patches/ |
| D | patch-r262261-llvm-r198740-sparc.diff | 66 let hasSideEffects = 1 in { 90 } // hasSideEffects = 1
|
| D | patch-r262415-llvm-r201994-sparc.diff | 11 @@ -312,6 +312,9 @@ let hasSideEffects = 1, mayStore = 1 in {
|
| D | patch-r262261-llvm-r198286-sparc.diff | 16 +let hasSideEffects =1, rd = 0, rs1 = 0b01111, rs2 = 0 in 19 +let Predicates = [HasV9], hasSideEffects = 1, rd = 0, rs1 = 0b01111 in
|
| D | patch-r262261-llvm-r200963-sparc.diff | 35 @@ -935,19 +935,19 @@ let Predicates = [HasV9], hasSideEffects = 1, rd =
|
| /freebsd-10-stable/contrib/llvm/lib/Transforms/Utils/ |
| D | ValueMapper.cpp | 54 IA->hasSideEffects(), IA->isAlignStack()); in MapValue()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb.td | 251 // FIXME: Marking these as hasSideEffects is necessary to prevent machine DCE 254 let Defs = [SP], Uses = [SP], hasSideEffects = 1 in { 1236 let hasSideEffects = 1 in 1268 hasSideEffects = 1, isBarrier = 1, isCodeGenOnly = 1, 1275 let isBarrier = 1, hasSideEffects = 1, isTerminator = 1, isCodeGenOnly = 1,
|
| /freebsd-10-stable/contrib/llvm/lib/Target/Sparc/ |
| D | SparcInstr64Bit.td | 201 let hasSideEffects = 1 in { 219 } // hasSideEffects = 1
|