Searched refs:ShuffleVec (Results 1 – 3 of 3) sorted by relevance
| /freebsd-10-stable/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 1854 SmallVector<int, 8> ShuffleVec(NumElems, -1); in ExpandBUILD_VECTOR() local
1859 ShuffleVec[i] = V == Value1 ? 0 : NumElems; in ExpandBUILD_VECTOR()
1861 if (TLI.isShuffleMaskLegal(ShuffleVec, Node->getValueType(0))) { in ExpandBUILD_VECTOR()
1871 return DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec.data()); in ExpandBUILD_VECTOR()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 18230 SmallVector<int, 8> ShuffleVec(NumElems * SizeRatio, -1); in PerformLOADCombine() local
18232 ShuffleVec[i*SizeRatio + SizeRatio-1] = i; in PerformLOADCombine()
18236 &ShuffleVec[0]); in PerformLOADCombine()
18250 SmallVector<int, 8> ShuffleVec(NumElems * SizeRatio, -1); in PerformLOADCombine() local
18252 ShuffleVec[i*SizeRatio] = i; in PerformLOADCombine()
18256 &ShuffleVec[0]); in PerformLOADCombine()
18334 SmallVector<int, 8> ShuffleVec(NumElems * SizeRatio, -1); in PerformSTORECombine() local
18336 ShuffleVec[i] = i * SizeRatio; in PerformSTORECombine()
18344 &ShuffleVec[0]); in PerformSTORECombine()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 9006 SmallVector<int, 8> ShuffleVec(NumElems * SizeRatio, -1); in PerformSTORECombine() local
9007 for (unsigned i = 0; i < NumElems; ++i) ShuffleVec[i] = i * SizeRatio; in PerformSTORECombine()
9014 ShuffleVec.data()); in PerformSTORECombine()
|