Searched refs:LHSKnownZero (Results 1 – 5 of 5) sorted by relevance
| /freebsd-10-stable/contrib/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineSimplifyDemanded.cpp | 141 APInt LHSKnownZero(BitWidth, 0), LHSKnownOne(BitWidth, 0); in SimplifyDemandedUseBits() local 161 ComputeMaskedBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, Depth+1); in SimplifyDemandedUseBits() 166 if ((DemandedMask & ~LHSKnownZero & RHSKnownOne) == in SimplifyDemandedUseBits() 167 (DemandedMask & ~LHSKnownZero)) in SimplifyDemandedUseBits() 174 if ((DemandedMask & (RHSKnownZero|LHSKnownZero)) == DemandedMask) in SimplifyDemandedUseBits() 183 ComputeMaskedBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, Depth+1); in SimplifyDemandedUseBits() 191 if ((DemandedMask & ~RHSKnownOne & LHSKnownZero) == in SimplifyDemandedUseBits() 200 if ((DemandedMask & (~LHSKnownZero) & RHSKnownOne) == in SimplifyDemandedUseBits() 201 (DemandedMask & (~LHSKnownZero))) in SimplifyDemandedUseBits() 208 ComputeMaskedBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, Depth+1); in SimplifyDemandedUseBits() [all …]
|
| D | InstCombineAddSub.cpp | 972 APInt LHSKnownZero(IT->getBitWidth(), 0); in visitAdd() local 973 ComputeMaskedBits(XorLHS, LHSKnownZero, LHSKnownOne); in visitAdd() 974 if ((XorRHS->getValue() | LHSKnownZero).isAllOnesValue()) in visitAdd() 1038 APInt LHSKnownZero(IT->getBitWidth(), 0); in visitAdd() local 1039 ComputeMaskedBits(LHS, LHSKnownZero, LHSKnownOne); in visitAdd() 1040 if (LHSKnownZero != 0) { in visitAdd() 1046 if ((LHSKnownZero|RHSKnownZero).isAllOnesValue()) in visitAdd()
|
| D | InstCombineCalls.cpp | 354 APInt LHSKnownZero(BitWidth, 0); in visitCallInst() local 356 ComputeMaskedBits(LHS, LHSKnownZero, LHSKnownOne); in visitCallInst() 358 bool LHSKnownPositive = LHSKnownZero[BitWidth - 1]; in visitCallInst() 448 APInt LHSKnownZero(BitWidth, 0); in visitCallInst() local 450 ComputeMaskedBits(LHS, LHSKnownZero, LHSKnownOne); in visitCallInst() 456 APInt LHSMax = ~LHSKnownZero; in visitCallInst()
|
| /freebsd-10-stable/contrib/llvm/lib/Analysis/ |
| D | ValueTracking.cpp | 81 APInt LHSKnownZero(BitWidth, 0), LHSKnownOne(BitWidth, 0); in ComputeMaskedBitsAddSub() local 82 llvm::ComputeMaskedBits(Op0, LHSKnownZero, LHSKnownOne, TD, Depth+1); in ComputeMaskedBitsAddSub() 83 assert((LHSKnownZero & LHSKnownOne) == 0 && in ComputeMaskedBitsAddSub() 85 unsigned LHSKnownZeroOut = LHSKnownZero.countTrailingOnes(); in ComputeMaskedBitsAddSub() 107 KnownZero |= LHSKnownZero & Mask; in ComputeMaskedBitsAddSub() 116 if (LHSKnownZero.isNegative() && KnownZero2.isNegative()) in ComputeMaskedBitsAddSub() 123 if (LHSKnownZero.isNegative() && KnownOne2.isNegative()) in ComputeMaskedBitsAddSub() 575 APInt LHSKnownZero(BitWidth, 0), LHSKnownOne(BitWidth, 0); in ComputeMaskedBits() local 576 ComputeMaskedBits(I->getOperand(0), LHSKnownZero, LHSKnownOne, TD, in ComputeMaskedBits() 579 if (LHSKnownZero.isNegative()) in ComputeMaskedBits()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 1039 APInt LHSKnownZero, LHSKnownOne; in SelectAddressRegReg() local 1042 LHSKnownZero, LHSKnownOne); in SelectAddressRegReg() 1044 if (LHSKnownZero.getBoolValue()) { in SelectAddressRegReg() 1049 if (~(LHSKnownZero | RHSKnownZero) == 0) { in SelectAddressRegReg() 1145 APInt LHSKnownZero, LHSKnownOne; in SelectAddressRegImm() local 1146 DAG.ComputeMaskedBits(N.getOperand(0), LHSKnownZero, LHSKnownOne); in SelectAddressRegImm() 1148 if ((LHSKnownZero.getZExtValue()|~(uint64_t)imm) == ~0ULL) { in SelectAddressRegImm()
|