| /freebsd-10-stable/contrib/llvm/tools/lldb/source/Plugins/Process/Utility/ |
| D | RegisterContextDarwin_i386.h | 94 struct FPU struct 135 FPUWordCount = sizeof(FPU)/sizeof(uint32_t), argument 147 FPU fpu; 236 DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu) = 0; 245 DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| D | RegisterContextDarwin_x86_64.h | 98 struct FPU struct 139 FPUWordCount = sizeof(FPU)/sizeof(uint32_t), argument 151 FPU fpu; 240 DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu) = 0; 249 DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| D | RegisterContextDarwin_arm.h | 122 struct FPU struct 178 FPUWordCount = sizeof(FPU)/sizeof(uint32_t), 191 FPU fpu; 294 DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu) = 0; 306 DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu) = 0;
|
| D | RegisterContextMach_x86_64.h | 34 DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu); 43 DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu);
|
| D | RegisterContextMach_i386.h | 34 DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu); 43 DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu);
|
| D | RegisterContextMach_arm.h | 35 DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu); 47 DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu);
|
| D | RegisterContextMach_i386.cpp | 41 RegisterContextMach_i386::DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu) in DoReadFPU() 61 RegisterContextMach_i386::DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu) in DoWriteFPU()
|
| D | RegisterContextMach_x86_64.cpp | 41 RegisterContextMach_x86_64::DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu) in DoReadFPU() 61 RegisterContextMach_x86_64::DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu) in DoWriteFPU()
|
| D | RegisterContextMach_arm.cpp | 43 RegisterContextMach_arm::DoReadFPU (lldb::tid_t tid, int flavor, FPU &fpu) in DoReadFPU() 70 RegisterContextMach_arm::DoWriteFPU (lldb::tid_t tid, int flavor, const FPU &fpu) in DoWriteFPU()
|
| D | RegisterContextDarwin_i386.cpp | 217 #define FPU_OFFSET(reg) (LLVM_EXTENSION offsetof (RegisterContextDarwin_i386::FPU, reg) + sizeof (R… 218 …6::EXC, reg) + sizeof (RegisterContextDarwin_i386::GPR) + sizeof (RegisterContextDarwin_i386::FPU)) 225 #define DEFINE_FPU_UINT(reg) #reg, NULL, sizeof(((RegisterContextDarwin_i386::FPU *)NULL)->reg),… 226 #define DEFINE_FPU_VECT(reg, i) #reg#i, NULL, sizeof(((RegisterContextDarwin_i386::FPU *)NULL)->reg… 229 …of (RegisterContextDarwin_i386::GPR) + sizeof (RegisterContextDarwin_i386::FPU) + sizeof (Register…
|
| D | RegisterContextDarwin_x86_64.cpp | 239 #define FPU_OFFSET(reg) (LLVM_EXTENSION offsetof (RegisterContextDarwin_x86_64::FPU, reg) + sizeof … 240 …XC, reg) + sizeof (RegisterContextDarwin_x86_64::GPR) + sizeof (RegisterContextDarwin_x86_64::FPU)) 247 #define DEFINE_FPU_UINT(reg) #reg, NULL, sizeof(((RegisterContextDarwin_x86_64::FPU *)NULL)->reg… 248 #define DEFINE_FPU_VECT(reg, i) #reg#i, NULL, sizeof(((RegisterContextDarwin_x86_64::FPU *)NULL)->r… 251 …RegisterContextDarwin_x86_64::GPR) + sizeof (RegisterContextDarwin_x86_64::FPU) + sizeof (Register…
|
| /freebsd-10-stable/cddl/contrib/dtracetoolkit/Examples/ |
| D | cputypes_example.txt | 7 CPU CHIP PSET LGRP CLOCK TYPE FPU 17 CPU CHIP PSET LGRP CLOCK TYPE FPU 33 CPU CHIP PSET LGRP CLOCK TYPE FPU
|
| /freebsd-10-stable/contrib/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMELFStreamer.cpp | 85 virtual void emitFPU(unsigned FPU); 146 void ARMTargetAsmStreamer::emitFPU(unsigned FPU) { in emitFPU() argument 147 OS << "\t.fpu\t" << GetFPUName(FPU) << "\n"; in emitFPU() 173 unsigned FPU; member in __anona921535c0111::ARMTargetELFStreamer 253 virtual void emitFPU(unsigned FPU); 260 : ARMTargetStreamer(), CurrentVendor("aeabi"), FPU(ARM::INVALID_FPU), in ARMTargetELFStreamer() 495 FPU = Value; in emitFPU() 498 switch (FPU) { in emitFPUDefaultAttributes() 565 report_fatal_error("Unknown FPU: " + Twine(FPU)); in emitFPUDefaultAttributes() 597 if (FPU != ARM::INVALID_FPU) in finishAttributeSection() [all …]
|
| /freebsd-10-stable/contrib/llvm/lib/Target/ARM/ |
| D | ARMFPUName.def | 1 //===-- ARMFPUName.def - List of the ARM FPU names --------------*- C++ -*-===// 10 // This file contains the list of the supported ARM FPU names.
|
| /freebsd-10-stable/contrib/gcc/config/sparc/ |
| D | sparc.opt | 23 Target Report Mask(FPU) 27 Target RejectNegative Mask(FPU) MaskExists 31 Target RejectNegative InverseMask(FPU)
|
| /freebsd-10-stable/contrib/gcc/config/rs6000/ |
| D | 6xx.md | 28 ;; PPC604 32-bit 2xSCIU, MCIU, LSU, FPU, BPU 29 ;; PPC604e 32-bit 2xSCIU, MCIU, LSU, FPU, BPU, CRU 32 ;; FPU 3 stage pipelined 40 ;; PPC620 64-bit 2xSCIU, MCIU, LSU, FPU, BPU, CRU 146 ; FPU PPC604{,e},PPC620
|
| D | 7450.md | 31 ;; PPC7450 32-bit 3xIU, MCIU, LSU, SRU, FPU, BPU, 4xVEC 35 ;; FPU 3 stage pipelined
|
| D | 7xx.md | 28 ;; PPC740/PPC750/PPC7400 32-bit 2xIU, LSU, SRU, FPU, BPU 32 ;; FPU 3 stage pipelined
|
| /freebsd-10-stable/contrib/llvm/lib/Target/Mips/ |
| D | MipsRegisterInfo.td | 50 // Mips 32-bit FPU Registers 53 // Mips 64-bit (aliased) FPU Registers 155 /// Mips Single point precision FPU Registers 163 /// Mips Double point precision FPU Registers (aliased 170 /// Mips Double point precision FPU Registers in MFP64 mode. 176 /// MSA and FPU cannot both be present unless the FPU has 64-bit registers
|
| /freebsd-10-stable/contrib/file/magic/Magdir/ |
| D | olf | 63 >>36 lelong 1 MathCoPro/FPU/MAU Required 98 >>36 belong 1 MathCoPro/FPU/MAU Required
|
| /freebsd-10-stable/sys/mips/conf/ |
| D | SENTRY5 | 22 # * The Broadcom CPUs have no FPU. Attempting to detect one by reading CP1's 23 # status register causes an unhandled boot-time exception. An FPU emulator
|
| /freebsd-10-stable/contrib/gcc/config/mips/ |
| D | t-sb1 | 9 # FPU: (default mhard-float)
|
| /freebsd-10-stable/contrib/llvm/tools/clang/lib/Basic/ |
| D | Targets.cpp | 3417 unsigned FPU; member in __anon9a2bed171d11::AArch64TargetInfo 3485 if (FPU == NeonMode) { in getTargetDefines() 3501 return Feature == "aarch64" || (Feature == "neon" && FPU == NeonMode); in hasFeature() 3513 FPU = FPUMode; in handleTargetFeatures() 3517 FPU = NeonMode; in handleTargetFeatures() 3670 unsigned FPU : 5; member in __anon9a2bed171e11::ARMTargetInfo 3857 FPU = 0; in handleTargetFeatures() 3867 FPU |= VFP2FPU; in handleTargetFeatures() 3869 FPU |= VFP3FPU; in handleTargetFeatures() 3871 FPU |= VFP4FPU; in handleTargetFeatures() [all …]
|
| /freebsd-10-stable/contrib/llvm/lib/Target/PowerPC/ |
| D | PPCScheduleE500mc.td | 26 // 6 pipelined execution units: SFX0, SFX1, BU, FPU, LSU, CFX. 37 def FPU_0 : FuncUnit; // FPU pipeline
|
| /freebsd-10-stable/contrib/gcc/config/i386/ |
| D | i386.opt | 106 Generate sin, cos, sqrt for FPU 110 Return values of functions in FPU registers
|