| /freebsd-10-stable/contrib/llvm/patches/ |
| D | patch-r262261-llvm-r198281-sparc.diff | 52 + SDValue BottomHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, 54 + SDValue TopHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, 65 + // node. The above EXTRACT_ELEMENT nodes should have been folded.
|
| /freebsd-10-stable/contrib/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 645 LL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in TryExpandADDWithMul() 647 RL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in TryExpandADDWithMul() 649 AddendL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in TryExpandADDWithMul() 651 AddendH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in TryExpandADDWithMul() 674 LH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in TryExpandADDWithMul() 676 RH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in TryExpandADDWithMul() 705 SDValue LHSL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ExpandADDSUB() 707 SDValue LHSH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ExpandADDSUB() 709 SDValue RHSL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ExpandADDSUB() 711 SDValue RHSH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ExpandADDSUB() [all …]
|
| /freebsd-10-stable/contrib/llvm/lib/Target/R600/ |
| D | SIISelLowering.cpp | 591 SDValue Lo0 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, LHS, Zero); in LowerADD() 592 SDValue Hi0 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, LHS, One); in LowerADD() 594 SDValue Lo1 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, RHS, Zero); in LowerADD() 595 SDValue Hi1 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, RHS, One); in LowerADD() 707 SDValue TruncPtr = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, in LowerLOAD() 804 Values.push_back(DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, in LowerSTORE() 810 Values.push_back(DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, in LowerSTORE() 811 DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i64, in LowerSTORE()
|
| D | AMDGPUISelLowering.cpp | 719 SDValue Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, S0, in LowerUINT_TO_FP() 722 SDValue Hi = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, S0, in LowerUINT_TO_FP()
|
| /freebsd-10-stable/contrib/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 160 EXTRACT_ELEMENT, enumerator
|
| /freebsd-10-stable/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeTypes.cpp | 967 Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, NVT, Pair, in GetPairElements() 969 Hi = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, NVT, Pair, in GetPairElements()
|
| D | SelectionDAGDumper.cpp | 263 case ISD::EXTRACT_ELEMENT: return "extract_element"; in getOperationName()
|
| D | LegalizeDAG.cpp | 1229 case ISD::EXTRACT_ELEMENT: in LegalizeOp() 3164 case ISD::EXTRACT_ELEMENT: { in ExpandNode() 3557 BottomHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, Tmp1, in ExpandNode() 3559 TopHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, Tmp1, in ExpandNode() 3591 BottomHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, Ret, in ExpandNode() 3593 TopHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, Ret, in ExpandNode()
|
| D | LegalizeFloatTypes.cpp | 808 case ISD::EXTRACT_ELEMENT: ExpandRes_EXTRACT_ELEMENT(N, Lo, Hi); break; in ExpandFloatResult() 1276 case ISD::EXTRACT_ELEMENT: Res = ExpandOp_EXTRACT_ELEMENT(N); break; in ExpandFloatOperand()
|
| D | LegalizeIntegerTypes.cpp | 1099 case ISD::EXTRACT_ELEMENT: ExpandRes_EXTRACT_ELEMENT(N, Lo, Hi); break; in ExpandIntegerResult() 2482 case ISD::EXTRACT_ELEMENT: Res = ExpandOp_EXTRACT_ELEMENT(N); break; in ExpandIntegerOperand()
|
| D | SelectionDAGBuilder.cpp | 452 Part1 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, in getCopyToParts() 454 Part0 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, in getCopyToParts()
|
| D | SelectionDAG.cpp | 3139 case ISD::EXTRACT_ELEMENT: in getNode()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 1177 SDValue InLo = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, In, in initAccumulator() 1179 SDValue InHi = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, In, in initAccumulator()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 2753 SDValue BottomHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, in LowerUMULO_SMULO() 2755 SDValue TopHalf = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, VT, in LowerUMULO_SMULO()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 3854 SDValue Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, Op, in ExpandBITCAST() 3856 SDValue Hi = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, Op, in ExpandBITCAST() 4152 SDValue Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, N->getOperand(0), in Expand64BitShift() 4154 SDValue Hi = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, N->getOperand(0), in Expand64BitShift() 6052 Ops.push_back(DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ReplaceATOMIC_OP_64() 6055 Ops.push_back(DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ReplaceATOMIC_OP_64()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 13514 SDValue In2L = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ReplaceATOMIC_BINARY_64() 13516 SDValue In2H = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, MVT::i32, in ReplaceATOMIC_BINARY_64() 13612 cpInL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, HalfT, N->getOperand(2), in ReplaceNodeResults() 13614 cpInH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, HalfT, N->getOperand(2), in ReplaceNodeResults() 13623 swapInL = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, HalfT, N->getOperand(3), in ReplaceNodeResults() 13625 swapInH = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, HalfT, N->getOperand(3), in ReplaceNodeResults()
|
| /freebsd-10-stable/contrib/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 5865 SDValue Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, in ReplaceNodeResults() 5868 SDValue Hi = DAG.getNode(ISD::EXTRACT_ELEMENT, dl, in ReplaceNodeResults()
|