Searched refs:mmRLC_GPM_UCODE_ADDR (Results 1 – 11 of 11) sorted by relevance
| /dragonfly/sys/dev/drm/amd/amdgpu/ |
| HD | psp_v10_0.c | 366 *sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR); in psp_v10_0_sram_map()
|
| HD | psp_v3_1.c | 499 *sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR); in psp_v3_1_sram_map()
|
| HD | gfx_v9_0.c | 2271 WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_ADDR, in gfx_v9_0_rlc_load_microcode()
2275 WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_ADDR, adev->gfx.rlc_fw_version); in gfx_v9_0_rlc_load_microcode()
|
| HD | gfx_v8_0.c | 4219 WREG32(mmRLC_GPM_UCODE_ADDR, 0); in gfx_v8_0_rlc_load_microcode()
4222 WREG32(mmRLC_GPM_UCODE_ADDR, adev->gfx.rlc_fw_version); in gfx_v8_0_rlc_load_microcode()
|
| /dragonfly/sys/dev/drm/amd/include/asic_reg/gca/ |
| HD | gfx_7_0_d.h | 1266 #define mmRLC_GPM_UCODE_ADDR 0x30e2 macro
|
| HD | gfx_7_2_d.h | 1279 #define mmRLC_GPM_UCODE_ADDR 0x30e2 macro
|
| HD | gfx_8_0_d.h | 1374 #define mmRLC_GPM_UCODE_ADDR 0xf83c macro
|
| HD | gfx_8_1_d.h | 1377 #define mmRLC_GPM_UCODE_ADDR 0xf83c macro
|
| /dragonfly/sys/dev/drm/amd/include/asic_reg/gc/ |
| HD | gc_9_0_offset.h | 6695 #define mmRLC_GPM_UCODE_ADDR … macro
|
| HD | gc_9_2_1_offset.h | 7014 #define mmRLC_GPM_UCODE_ADDR … macro
|
| HD | gc_9_1_offset.h | 6976 #define mmRLC_GPM_UCODE_ADDR … macro
|