Home
last modified time | relevance | path

Searched refs:mmGRBM_SE3_PERFCOUNTER_LO (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_7_0_d.h807 #define mmGRBM_SE3_PERFCOUNTER_LO 0xd04b macro
HDgfx_7_2_d.h820 #define mmGRBM_SE3_PERFCOUNTER_LO 0xd04b macro
HDgfx_8_0_d.h902 #define mmGRBM_SE3_PERFCOUNTER_LO 0xd04b macro
HDgfx_8_1_d.h902 #define mmGRBM_SE3_PERFCOUNTER_LO 0xd04b macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_offset.h5135 #define mmGRBM_SE3_PERFCOUNTER_LO macro
HDgc_9_2_1_offset.h5382 #define mmGRBM_SE3_PERFCOUNTER_LO macro
HDgc_9_1_offset.h5422 #define mmGRBM_SE3_PERFCOUNTER_LO macro