Home
last modified time | relevance | path

Searched refs:mmCP_RB_WPTR_DELAY (Results 1 – 10 of 10) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
HDgfx_6_0_d.h521 #define mmCP_RB_WPTR_DELAY 0x21C1 macro
HDgfx_7_0_d.h512 #define mmCP_RB_WPTR_DELAY 0x21c1 macro
HDgfx_7_2_d.h525 #define mmCP_RB_WPTR_DELAY 0x21c1 macro
HDgfx_8_0_d.h578 #define mmCP_RB_WPTR_DELAY 0x21c1 macro
HDgfx_8_1_d.h578 #define mmCP_RB_WPTR_DELAY 0x21c1 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
HDgc_9_0_offset.h210 #define mmCP_RB_WPTR_DELAY … macro
HDgc_9_2_1_offset.h204 #define mmCP_RB_WPTR_DELAY … macro
HDgc_9_1_offset.h210 #define mmCP_RB_WPTR_DELAY … macro
/dragonfly/sys/dev/drm/amd/amdgpu/
HDgfx_v9_0.c2460 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_DELAY, 0); in gfx_v9_0_cp_gfx_resume()
HDgfx_v8_0.c4479 WREG32(mmCP_RB_WPTR_DELAY, 0); in gfx_v8_0_cp_gfx_resume()