Searched refs:mmCP_MEC_CNTL (Results 1 – 13 of 13) sorted by relevance
| /dragonfly/sys/dev/drm/amd/powerplay/inc/ |
| HD | polaris10_pwrvirus.h | 52 { 0x50000000, mmCP_MEC_CNTL },
1502 { 0x00000000, mmCP_MEC_CNTL },
1503 { 0x00000000, mmCP_MEC_CNTL },
|
| /dragonfly/sys/dev/drm/amd/powerplay/smumgr/ |
| HD | smu8_smumgr.c | 193 mmCP_MEC_CNTL); in smu8_load_mec_firmware()
196 cgs_write_register(hwmgr->device, mmCP_MEC_CNTL, tmp); in smu8_load_mec_firmware()
|
| HD | polaris10_smumgr.c | 109 cgs_write_register(hwmgr->device, mmCP_MEC_CNTL, 0x50000000); in polaris10_perform_btc()
|
| HD | fiji_smumgr.c | 214 cgs_write_register(hwmgr->device, mmCP_MEC_CNTL, 0x50000000); in fiji_start_avfs_btc()
|
| /dragonfly/sys/dev/drm/amd/include/asic_reg/gca/ |
| HD | gfx_7_0_d.h | 319 #define mmCP_MEC_CNTL 0x208d macro
|
| HD | gfx_7_2_d.h | 322 #define mmCP_MEC_CNTL 0x208d macro
|
| HD | gfx_8_0_d.h | 357 #define mmCP_MEC_CNTL 0x208d macro
|
| HD | gfx_8_1_d.h | 357 #define mmCP_MEC_CNTL 0x208d macro
|
| /dragonfly/sys/dev/drm/amd/amdgpu/ |
| HD | gfx_v9_0.c | 2527 WREG32_SOC15(GC, 0, mmCP_MEC_CNTL, 0); in gfx_v9_0_cp_compute_enable()
2529 WREG32_SOC15(GC, 0, mmCP_MEC_CNTL, in gfx_v9_0_cp_compute_enable()
|
| HD | gfx_v8_0.c | 4533 WREG32(mmCP_MEC_CNTL, 0); in gfx_v8_0_cp_compute_enable()
4535 … WREG32(mmCP_MEC_CNTL, (CP_MEC_CNTL__MEC_ME1_HALT_MASK | CP_MEC_CNTL__MEC_ME2_HALT_MASK)); in gfx_v8_0_cp_compute_enable()
|
| /dragonfly/sys/dev/drm/amd/include/asic_reg/gc/ |
| HD | gc_9_0_offset.h | 130 #define mmCP_MEC_CNTL … macro
|
| HD | gc_9_2_1_offset.h | 132 #define mmCP_MEC_CNTL … macro
|
| HD | gc_9_1_offset.h | 130 #define mmCP_MEC_CNTL … macro
|