Home
last modified time | relevance | path

Searched refs:max_dppclk (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/calcs/
HDdcn_calcs.c675 if (pixel_rate_mhz < v->max_dppclk[0]) in hack_force_pipe_split()
676 v->max_dppclk[0] = pixel_rate_mhz; in hack_force_pipe_split()
814 v->max_dppclk[5] = v->max_dppclk_vmax0p9; in dcn_validate_bandwidth()
815 v->max_dppclk[4] = v->max_dppclk_vmax0p9; in dcn_validate_bandwidth()
816 v->max_dppclk[3] = v->max_dppclk_vmax0p9; in dcn_validate_bandwidth()
817 v->max_dppclk[2] = v->max_dppclk_vnom0p8; in dcn_validate_bandwidth()
818 v->max_dppclk[1] = v->max_dppclk_vmid0p72; in dcn_validate_bandwidth()
819 v->max_dppclk[0] = v->max_dppclk_vmin0p65; in dcn_validate_bandwidth()
990 v->max_dppclk[0] = v->max_dppclk_vmin0p65; in dcn_validate_bandwidth()
HDdcn_calc_auto.c451 …dispclk_using_single_dpp <=dcn_bw_min2(v->max_dispclk[i], (j + 1) * v->max_dppclk[i]) && v->number… in mode_support_and_system_configuration()
455 …e if (v->min_dispclk_using_dual_dpp <=dcn_bw_min2(v->max_dispclk[i], (j + 1) * v->max_dppclk[i])) { in mode_support_and_system_configuration()
480 … if (v->min_dispclk_using_single_dpp >dcn_bw_min2(v->max_dispclk[i], (j + 1) * v->max_dppclk[i])) { in mode_support_and_system_configuration()
487 … if (v->min_dispclk_using_dual_dpp >dcn_bw_min2(v->max_dispclk[i], (j + 1) * v->max_dppclk[i])) { in mode_support_and_system_configuration()
/dragonfly/sys/dev/drm/amd/display/dc/inc/
HDdcn_calcs.h105 float max_dppclk[number_of_states_plus_one + 1]; member