Home
last modified time | relevance | path

Searched refs:lane_width (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
HDhwmgr_ppt.h97 uint8_t lane_width; member
HDprocess_pptables_v1_0.c537 pcie_record->lane_width = atom_pcie_record->usPCIELaneWidth; in get_pcie_table()
577 pcie_record->lane_width = atom_pcie_record->usPCIELaneWidth; in get_pcie_table()
HDvega10_processpptables.c794 pcie_table->entries[i].lane_width = in get_pcie_table()
HDvega10_hwmgr.c1244 … bios_pcie_table->entries[i].lane_width); in vega10_setup_default_pcie_table()
HDsmu7_hwmgr.c567 … pcie_table->entries[i].lane_width)); in smu7_setup_default_pcie_table()
/dragonfly/sys/dev/drm/radeon/
HDsi_dpm.c4700 u32 lane_width; in si_init_smc_table() local
4769 lane_width = radeon_get_pcie_lanes(rdev); in si_init_smc_table()
4770 … si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width); in si_init_smc_table()
5914 u32 lane_width; in si_set_pcie_lane_width_in_smc() local
5922 lane_width = radeon_get_pcie_lanes(rdev); in si_set_pcie_lane_width_in_smc()
5923 … si_write_smc_soft_register(rdev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width); in si_set_pcie_lane_width_in_smc()
/dragonfly/sys/dev/drm/amd/amdgpu/
HDsi_dpm.c5163 u32 lane_width; in si_init_smc_table() local
5232 lane_width = amdgpu_get_pcie_lanes(adev); in si_init_smc_table()
5233 … si_write_smc_soft_register(adev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width); in si_init_smc_table()
6373 u32 lane_width; in si_set_pcie_lane_width_in_smc() local
6381 lane_width = amdgpu_get_pcie_lanes(adev); in si_set_pcie_lane_width_in_smc()
6382 … si_write_smc_soft_register(adev, SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width, lane_width); in si_set_pcie_lane_width_in_smc()