Home
last modified time | relevance | path

Searched refs:ira_class_hard_regs_num (Results 1 – 22 of 22) sorted by relevance

/dragonfly/contrib/gcc-4.7/gcc/
HDira.h124 #define ira_class_hard_regs_num \ macro
HDira-int.h1364 len = ira_class_hard_regs_num[(int) aclass]; in ira_allocate_and_set_costs()
1379 len = ira_class_hard_regs_num[aclass]; in ira_allocate_and_copy_costs()
1392 len = ira_class_hard_regs_num[aclass]; in ira_allocate_and_accumulate_costs()
1415 len = ira_class_hard_regs_num[aclass]; in ira_allocate_and_set_or_copy_costs()
HDira-color.c886 for (n = 0, j = ira_class_hard_regs_num[aclass] - 1; j >= 0; j--) in setup_left_conflict_sizes_p()
1098 class_size = ira_class_hard_regs_num[aclass]; in setup_profitable_hard_regs()
1348 class_size = ira_class_hard_regs_num[another_aclass]; in update_conflict_hard_regno_costs()
1533 class_size = ira_class_hard_regs_num[aclass]; in assign_hard_reg()
2195 hard_regs_num = ira_class_hard_regs_num[aclass]; in setup_allocno_available_regs_num()
2211 reg_class_names[aclass], ira_class_hard_regs_num[aclass], n); in setup_allocno_available_regs_num()
2363 class_size = ira_class_hard_regs_num[aclass]; in improve_allocation()
4400 class_size = ira_class_hard_regs_num[aclass]; in fast_allocation()
HDira-costs.c210 for (j = ira_class_hard_regs_num[cl] - 1; j >= 0; j--) in setup_cost_classes()
1923 n = ira_class_hard_regs_num[aclass]; in setup_allocno_class_and_costs()
2104 n = ira_class_hard_regs_num[aclass]; in ira_tune_allocno_costs()
HDira.c485 ira_class_hard_regs_num[cl] = n; in setup_class_hard_regs()
489 ira_assert (ira_class_hard_regs_num[cl] == n); in setup_class_hard_regs()
1431 for (k = ira_class_hard_regs_num[cl] - 1; k >= 0; k--) in setup_prohibited_class_mode_regs()
1452 for (k = ira_class_hard_regs_num[cl] - 1; k >= 0; k--) in clarify_prohibited_class_mode_regs()
HDira-build.c1423 sizeof (int) * ira_class_hard_regs_num[aclass], in initiate_cost_vectors()
2819 hard_regs_num = ira_class_hard_regs_num[aclass]; in ira_flattening()
3052 for (i = ira_class_hard_regs_num[(int) aclass] - 1; i >= 0; i--) in update_conflict_hard_reg_costs()
HDira-lives.c976 && ira_class_hard_regs_num[cl] != 0) in process_single_reg_class_operands()
/dragonfly/contrib/gcc-8.0/gcc/
HDira.c500 ira_class_hard_regs_num[cl] = n; in setup_class_hard_regs()
504 ira_assert (ira_class_hard_regs_num[cl] == n); in setup_class_hard_regs()
803 if (ira_class_hard_regs_num[cl] == 0) in setup_pressure_classes()
805 if (ira_class_hard_regs_num[cl] != 1 in setup_pressure_classes()
938 if (ira_class_hard_regs_num[cl] == 0) in setup_uniform_class_p()
947 if (ira_class_hard_regs_num[cl2] == 0) in setup_uniform_class_p()
1032 if (ira_class_hard_regs_num[cl] > 0) in setup_allocno_and_important_classes()
1038 if (ira_class_hard_regs_num[cl] > 0) in setup_allocno_and_important_classes()
1509 for (k = ira_class_hard_regs_num[cl] - 1; k >= 0; k--) in setup_prohibited_class_mode_regs()
1539 for (k = ira_class_hard_regs_num[cl] - 1; k >= 0; k--) in clarify_prohibited_class_mode_regs()
[all …]
HDira-int.h1447 len = ira_class_hard_regs_num[(int) aclass]; in ira_allocate_and_set_costs()
1462 len = ira_class_hard_regs_num[aclass]; in ira_allocate_and_copy_costs()
1475 len = ira_class_hard_regs_num[aclass]; in ira_allocate_and_accumulate_costs()
1498 len = ira_class_hard_regs_num[aclass]; in ira_allocate_and_set_or_copy_costs()
HDira.h153 #define ira_class_hard_regs_num \ macro
HDlra-assigns.c183 && (ira_class_hard_regs_num[regno_allocno_class_array[regno1]] in init_regno_assign_info()
184 == ira_class_hard_regs_num[regno_allocno_class_array[regno2]])) in init_regno_assign_info()
211 if ((diff = (ira_class_hard_regs_num[cl1] in reload_pseudo_compare_func()
212 - ira_class_hard_regs_num[cl2])) != 0) in reload_pseudo_compare_func()
619 rclass_size = ira_class_hard_regs_num[rclass]; in find_hard_regno_for_1()
958 rclass_size = ira_class_hard_regs_num[rclass]; in spill_for()
HDira-costs.c189 for (int j = ira_class_hard_regs_num[cl] - 1; j >= 0; j--) in complete_cost_classes()
302 if (ira_class_hard_regs_num[cl] == ira_class_hard_regs_num[cl2]) in restrict_cost_classes()
1976 && ira_class_hard_regs_num[best] > 0 in find_costs_and_classes()
1978 >= ira_class_hard_regs_num[best])) in find_costs_and_classes()
2122 n = ira_class_hard_regs_num[aclass]; in setup_allocno_class_and_costs()
2300 n = ira_class_hard_regs_num[aclass]; in ira_tune_allocno_costs()
HDira-lives.c193 && (curr_reg_pressure[cl] > ira_class_hard_regs_num[cl])) in inc_register_pressure()
222 && curr_reg_pressure[cl] <= ira_class_hard_regs_num[cl]) in dec_register_pressure()
236 && curr_reg_pressure[cl] <= ira_class_hard_regs_num[cl]) in dec_register_pressure()
1075 <= ira_class_hard_regs_num[cl]); in process_bb_node_lives()
HDlra-constraints.c290 class_size = ira_class_hard_regs_num[common_class]; in in_class_p()
837 (ira_class_hard_regs_num [(C)] == 1 \
838 || (ira_class_hard_regs_num [(C)] >= 1 \
1887 if (small_class_input_nums[op_class] > ira_class_hard_regs_num[op_class]) in update_and_check_small_class_inputs()
2549 && ira_class_hard_regs_num[this_alternative] > 0 in process_alt_operands()
3279 && ira_class_hard_regs_num[INDEX_REG_CLASS] == 1 in process_address_1()
5229 || ira_class_hard_regs_num[cl] < ira_class_hard_regs_num[rclass]) in inherit_reload_reg()
5438 || ira_class_hard_regs_num[best_cl] < ira_class_hard_regs_num[cl])) in choose_split_class()
5709 rclass_size = ira_class_hard_regs_num[rclass]; in spill_hard_reg_in_range()
6185 if (ira_class_hard_regs_num[cl] <= max_small_class_regs_num) in inherit_in_ebb()
[all …]
HDira-color.c903 for (n = 0, j = ira_class_hard_regs_num[aclass] - 1; j >= 0; j--) in setup_left_conflict_sizes_p()
1115 class_size = ira_class_hard_regs_num[aclass]; in setup_profitable_hard_regs()
1533 class_size = ira_class_hard_regs_num[another_aclass]; in update_conflict_hard_regno_costs()
1714 class_size = ira_class_hard_regs_num[aclass]; in assign_hard_reg()
2683 hard_regs_num = ira_class_hard_regs_num[aclass]; in setup_allocno_available_regs_num()
2699 reg_class_names[aclass], ira_class_hard_regs_num[aclass], n); in setup_allocno_available_regs_num()
2812 > ira_class_hard_regs_num[rclass]) in allocno_copy_cost_saving()
2892 class_size = ira_class_hard_regs_num[aclass]; in improve_allocation()
3325 <= ira_class_hard_regs_num[pclass])) in color_pass()
3378 <= ira_class_hard_regs_num[pclass])) in color_pass()
[all …]
HDira-build.c1628 ("cost vectors", sizeof (int) * (ira_class_hard_regs_num[aclass])); in initiate_cost_vectors()
2154 if (node->reg_pressure[pclass] > ira_class_hard_regs_num[pclass] in low_pressure_loop_node_p()
2155 && ira_class_hard_regs_num[pclass] > 1) in low_pressure_loop_node_p()
3163 hard_regs_num = ira_class_hard_regs_num[aclass]; in ira_flattening()
3396 for (i = ira_class_hard_regs_num[(int) aclass] - 1; i >= 0; i--) in update_conflict_hard_reg_costs()
HDlra-spills.c281 spill_class_size = ira_class_hard_regs_num[spill_class]; in assign_spill_hard_regs()
HDira-conflicts.c785 for (int j = ira_class_hard_regs_num[aclass] - 1; j >= 0; --j) in ira_build_conflicts()
HDira-emit.c615 <= ira_class_hard_regs_num[pclass]) in change_loop()
HDloop-invariant.c1495 > ira_class_hard_regs_num[pressure_class]) in gain_for_invariant()
HDgcse.c2946 >= ira_class_hard_regs_num[pressure_class] in should_hoist_expr_to_dom()
HDhaifa-sched.c3933 sched_class_regs_num[cl] = ira_class_hard_regs_num[cl] in sched_pressure_start_bb()
7183 for (int i = 0; i < ira_class_hard_regs_num[cl]; ++i) in alloc_global_sched_pressure_data()