| /dragonfly/sys/dev/netif/mxge/ |
| HD | if_mxge.c | 451 cmd.data0 = MXGE_LOWPART_TO_U32(dmatest_bus); in mxge_dma_test()
459 sc->read_dma = ((cmd.data0>>16) * len * 2) / (cmd.data0 & 0xffff); in mxge_dma_test()
461 cmd.data0 = MXGE_LOWPART_TO_U32(dmatest_bus); in mxge_dma_test()
469 sc->write_dma = ((cmd.data0>>16) * len * 2) / (cmd.data0 & 0xffff); in mxge_dma_test()
471 cmd.data0 = MXGE_LOWPART_TO_U32(dmatest_bus); in mxge_dma_test()
479 sc->read_write_dma = ((cmd.data0>>16) * len * 2 * 2) / in mxge_dma_test()
480 (cmd.data0 & 0xffff); in mxge_dma_test()
797 buf->data0 = htobe32(data->data0); in mxge_send_cmd()
819 data->data0 = be32toh(response->data); in mxge_send_cmd()
993 cmd.data0 = (addr[0] << 24) | (addr[1] << 16) | in mxge_update_mac_address()
[all …]
|
| HD | if_mxge_var.h | 48 uint32_t data0; member
|
| HD | mxge_mcp.h | 84 uint32_t data0; /* will be low portion if data > 32 bits */ member
|
| /dragonfly/sys/dev/drm/radeon/ |
| HD | radeon_uvd.c | 573 int data0, int data1, in radeon_uvd_cs_reloc() argument
583 offset = radeon_get_ib_value(p, data0); in radeon_uvd_cs_reloc()
596 p->ib.ptr[data0] = start & 0xFFFFFFFF; in radeon_uvd_cs_reloc()
650 int *data0, int *data1, in radeon_uvd_cs_reg() argument
660 *data0 = p->idx; in radeon_uvd_cs_reg()
666 r = radeon_uvd_cs_reloc(p, *data0, *data1, in radeon_uvd_cs_reg()
687 int r, data0 = 0, data1 = 0; in radeon_uvd_cs_parse() local
718 r = radeon_uvd_cs_reg(p, &pkt, &data0, &data1, in radeon_uvd_cs_parse()
|
| /dragonfly/sys/dev/disk/mpt/ |
| HD | mpt_cam.c | 2369 uint32_t data0, data1; in mpt_cam_event() local
2371 data0 = le32toh(msg->Data[0]); in mpt_cam_event()
2376 (data0 >> 8) & 0xff, data0 & 0xff); in mpt_cam_event()
2382 (data0 >> 8) & 0xff); in mpt_cam_event()
2403 mpt_prt(mpt, "Rescan Port: %d\n", (data0 >> 8) & 0xff); in mpt_cam_event()
2437 ((data0 & 0xff) == 0)? "Failed" : "Active"); in mpt_cam_event()
2441 switch ((data0 >> 16) & 0xff) { in mpt_cam_event()
2447 (data0 >> 8) & 0xff, in mpt_cam_event()
2448 (data0 ) & 0xff); in mpt_cam_event()
2449 switch ((data0 >> 8) & 0xff) { in mpt_cam_event()
[all …]
|
| /dragonfly/sys/dev/drm/amd/amdgpu/ |
| HD | vcn_v1_0.c | 1039 uint32_t data0, data1, mask; in vcn_v1_0_dec_ring_emit_vm_flush() local
1044 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2; in vcn_v1_0_dec_ring_emit_vm_flush()
1047 vcn_v1_0_dec_ring_emit_reg_wait(ring, data0, data1, mask); in vcn_v1_0_dec_ring_emit_vm_flush()
1434 uint32_t data0, data1, mask; in vcn_v1_0_jpeg_ring_emit_vm_flush() local
1439 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2; in vcn_v1_0_jpeg_ring_emit_vm_flush()
1442 vcn_v1_0_jpeg_ring_emit_reg_wait(ring, data0, data1, mask); in vcn_v1_0_jpeg_ring_emit_vm_flush()
|
| HD | amdgpu_uvd.c | 90 unsigned data0, data1; member
460 lo = amdgpu_get_ib_value(ctx->parser, ctx->ib_idx, ctx->data0); in amdgpu_uvd_get_addr_from_ctx()
826 amdgpu_set_ib_value(ctx->parser, ctx->ib_idx, ctx->data0, in amdgpu_uvd_cs_pass2()
905 ctx->data0 = ctx->idx; in amdgpu_uvd_cs_reg()
|
| HD | uvd_v7_0.c | 1376 uint32_t data0, data1, mask; in uvd_v7_0_ring_emit_vm_flush() local
1381 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2; in uvd_v7_0_ring_emit_vm_flush()
1384 uvd_v7_0_ring_emit_reg_wait(ring, data0, data1, mask); in uvd_v7_0_ring_emit_vm_flush()
|
| /dragonfly/contrib/wpa_supplicant/src/crypto/ |
| HD | crypto_module_tests.c | 1015 static const u8 data0[] = "Hi There"; variable
1208 if (sha1_prf(key0, sizeof(key0), "prefix", data0, sizeof(data0) - 1, in test_sha1()
|
| /dragonfly/contrib/gdb-7/gdb/ |
| HD | ada-lang.c | 4940 aux_add_nonlocal_symbols (struct block *block, struct symbol *sym, void *data0) in aux_add_nonlocal_symbols() argument
4942 struct match_data *data = (struct match_data *) data0; in aux_add_nonlocal_symbols()
|