Home
last modified time | relevance | path

Searched refs:VBLANK_ACK (Results 1 – 8 of 8) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
HDsid.h813 # define VBLANK_ACK (1 << 4) macro
HDcik.c7300 WREG32(LB_VBLANK_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VBLANK_ACK); in cik_irq_ack()
7304 WREG32(LB_VBLANK_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VBLANK_ACK); in cik_irq_ack()
7316 … WREG32(LB_VBLANK_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VBLANK_ACK); in cik_irq_ack()
7320 … WREG32(LB_VBLANK_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VBLANK_ACK); in cik_irq_ack()
7333 … WREG32(LB_VBLANK_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VBLANK_ACK); in cik_irq_ack()
7337 … WREG32(LB_VBLANK_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VBLANK_ACK); in cik_irq_ack()
HDcikd.h884 # define VBLANK_ACK (1 << 4) macro
HDevergreend.h1278 # define VBLANK_ACK (1 << 4) macro
HDevergreen.c4618 VBLANK_ACK); in evergreen_irq_ack()
HDsi.c6157 VBLANK_ACK); in si_irq_ack()
/dragonfly/sys/dev/drm/amd/amdgpu/
HDdce_v10_0.c3171 tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1); in dce_v10_0_crtc_vblank_int_ack()
HDdce_v11_0.c3297 tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1); in dce_v11_0_crtc_vblank_int_ack()