Home
last modified time | relevance | path

Searched refs:UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_10_0_sh_mask.h2757 #define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK 0x10 macro
HDdce_11_0_sh_mask.h2751 #define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK 0x10 macro
HDdce_11_2_sh_mask.h2991 #define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK 0x10 macro
HDdce_12_0_sh_mask.h9087 #define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
HDdcn_1_0_sh_mask.h39833 #define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK macro