Home
last modified time | relevance | path

Searched refs:INT_SEL (Results 1 – 13 of 13) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
HDsoc15d.h195 #define INT_SEL(x) ((x) << 24) macro
HDvid.h258 #define INT_SEL(x) ((x) << 24) macro
HDcikd.h376 #define INT_SEL(x) ((x) << 24) macro
HDgfx_v8_0.c6421 DATA_SEL(1) | INT_SEL(0)); in gfx_v8_0_ring_emit_fence_gfx()
6435 DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v8_0_ring_emit_fence_gfx()
6610 amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v8_0_ring_emit_fence_compute()
HDgfx_v9_0.c3979 amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v9_0_ring_emit_fence()
/dragonfly/sys/dev/drm/radeon/
HDnid.h1255 #define INT_SEL(x) ((x) << 24) macro
HDsid.h1769 #define INT_SEL(x) ((x) << 24) macro
HDcikd.h1842 #define INT_SEL(x) ((x) << 24) macro
HDni.c1429 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in cayman_fence_ring_emit()
HDr600d.h1680 #define INT_SEL(x) ((x) << 24) macro
HDcik.c3596 DATA_SEL(1) | INT_SEL(0)); in cik_fence_gfx_ring_emit()
3607 radeon_ring_write(ring, (upper_32_bits(addr) & 0xffff) | DATA_SEL(1) | INT_SEL(2)); in cik_fence_gfx_ring_emit()
3633 radeon_ring_write(ring, DATA_SEL(1) | INT_SEL(2)); in cik_fence_compute_ring_emit()
HDr600.c2898 … radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in r600_fence_ring_emit()
HDsi.c3382 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in si_fence_ring_emit()