Home
last modified time | relevance | path

Searched refs:DP_TRAINING_LANE0_SET (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/core/
HDdc_link_dp.c216 &dpcd_lt_buffer[DP_TRAINING_LANE0_SET - dpcd_base_lt_offset], in dpcd_set_lt_pattern_and_lane_settings()
222 DP_TRAINING_LANE0_SET, in dpcd_set_lt_pattern_and_lane_settings()
240 DP_TRAINING_LANE0_SET, in dpcd_set_lt_pattern_and_lane_settings()
531 DP_TRAINING_LANE0_SET, in dpcd_set_lane_settings()
556 DP_TRAINING_LANE0_SET, in dpcd_set_lane_settings()
/dragonfly/sys/dev/drm/i915/
HDintel_dp_link_training.c109 ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_LANE0_SET, in intel_dp_update_link_train()
/dragonfly/sys/dev/drm/include/drm/
HDdrm_dp_helper.h364 #define DP_TRAINING_LANE0_SET 0x103 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
HDatombios_dp.c501 drm_dp_dpcd_write(dp_info->aux, DP_TRAINING_LANE0_SET, in amdgpu_atombios_dp_update_vs_emph()
/dragonfly/sys/dev/drm/radeon/
HDatombios_dp.c563 drm_dp_dpcd_write(dp_info->aux, DP_TRAINING_LANE0_SET, in radeon_dp_update_vs_emph()