Home
last modified time | relevance | path

Searched refs:DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_6_0_sh_mask.h6076 #define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT 0x00000001 macro
HDdce_8_0_sh_mask.h2348 #define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT 0x1 macro
HDdce_10_0_sh_mask.h2182 #define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT 0x1 macro
HDdce_11_0_sh_mask.h2106 #define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT 0x1 macro
HDdce_11_2_sh_mask.h2302 #define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT 0x1 macro
HDdce_12_0_sh_mask.h3602 #define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS__SHIFT … macro